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SUMMARY
This section describes the STAR design system developed
by NASA which enables any user with a logic diagram to design
a semicastom digital MOS integrated circuit. The system is
comprised of e. library of standard logic cells and computer
programs to place, route, and display designs implemented with
cells from the library.
Also described is the development of a radiation-hard
array designed for the STAR system. The design is based on
the MOS silicon gate technology developed by Sandia National
Laboratories. The design rules used are given as well as the
model parameters developed for the basic array element.
Library cells of the CMOS metal gate and CMOS silicon
gate technologies were simulated using SPICE, and the resW.ts
are rhown and compared.
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CHAPTER 1, INTRODUCTION
This report is presented in two parts. The first section docu-
ments the existing STAR desi; :n system developed by NASA. This system
includes a standard cell library and computer programs to place, route,
and display designs implemented with logic cells from the library.
The second section describes the development of a radiation-hard
array designed for the STAR system based on the Sandia CMOS silicon
gate process. Logic cells for this technology were also developed.
A chapter is presented on how the dynamic performance data for
the standard cells were obtained.
The Appendix contains the metal gate and silicon gate standard
cell data sheets, which include the logic function, pir. numbers,
node capacitance, and dynamic date.
A. OVERVIEW OF USERS GUIDE SECTION
The intent of this section is to enable a user who has no prior
experience with the STAR design system or integrated circuit fabrica-
tion to design a semicustom digital MOS integrated circuit from a logic
diagram. Information is supplied on the structure of the array itself,
available logic cells, and the software necessary to complete the
design.
The transistor array concept is explained and the cells which
currently comprise the Standard Cell Library are described. Included
is an example cell layout and instructions on how to interpret
1
the symbols used to display a STAR layout. A section on creation of
new standard cells is also included.
Information on how to use the STAR design system software is
presented. The five STAR programs are explained and an example design
is taken from the logic diagram phase to the STAR s3m b.lic composite
layout. .lso included are guidelines for file management on the
XEROX SIGMA/7 computer system for the STAR programs.
A brief description of the STAR peripheral circuitry is given.
This is included for manual layout considerations and for determining
the drive capability of the cell.
B. OVERVIEW of RADIATION-HARD ARRAY SECTION!
This section describes the radiation-hard transistor array, based
on the Sandia CMOS silicon gate technology, that was develop pil for
NASA's Standard Transistor ARray (STAR) design system.
The advantages of using the Sandia silicon gate process are
discussed, and a brief explanation of the processing steps is given.
The Sandia design rules are presented and their numbering scheme is
explained.
The array design is described and the seven masks necessary to
fabricate it are shown. The design of the basic array element is
detailed and the influence of the design rules on the design are
discussed. The mode;. parameters pertaining to the array element were
determined.
1
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Silicon gate logic cells were duplicated from the metal gate
Standard Cell 14brary. The individual cells were simulated using
_ae circuit simulation program. SPICE2, and the results are shown
In Chapter 4.
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4CHAPTER 2. STAR USER'S GUIDE
A. INTRODUCTION TO THE STAR DESIGN SYSTEM
a
The Standard Transistor ARray (STAR) design system is a two layer
metal interconnect semicustom approach to the design and fabrication of
digital MOS integrated circuits. The development of STAR has stemmed	 a
from an attempt to incorporate the best features of both custom and
semicustom approaches to integrated circuits. The true custom circuit
forces the generation of o complete set of masks and full range processing
for each design iteration. Characteristics of true custom circuits are
high device density, long design cycle times, the maximum number
of processing steps, and high costs. In the semicustom circuit,: each
an- .:^ation forces the generation of a set o r. interconnect masks only,
_nd limited processing. The basic array is preprocessed and stockpiled
until utilized. Characteristics of single metal interconnect semicustom
circuits are low device density, short design cycle time, minimum
number of processing steps, and low development coat. The STAR system is
an attempt to optimize these characteristics into an integrated design
system that would yield high device density, short design cycle times,
and, in addition, provide for changes in device and processing technology.
The STAR consists of a predefined array of transistors superimposed
on a common grid system. To realize a given circuit design requires
the transistors be interconnected in the required manner. Since the
arrays have been preprocessed to the point of metallization, each STAR
circuit design is realized by the creation of three custom masks that
,
	 ttf
et ..
define the first layer of metal, the VIAS, and the second layer of
metal.
A standard-cell approach is used to simplify the specification
of the interconnection on the STAR. Hence, the design procedure
consists of the selection of standard-cells from a cell library, the
placement of these cells on the STAR, and finally the specifications
of the interconnection routes between the cells. This procedure
can be performed utilizing either manual or computer-aided design
techniques. Interconnection data is then input into artwork generation
software to create the three custom masks needed for the final
processing of the device. The simple grid system provides for adequate
displays on line printer output without the need for expensive inter-
active graphics.
The STAR is designed to accept a wide range of application methods
that include manual placement and routing, line printer display,
ir.teractive graphics placement and routing, and automatic placement
and rout%.ng. The software to support these techniques has been developed
and is currently being used. Figure 2.1 describes the STAR design
procedure.
As technologies change there is a need for the design system to
follow the technologies without the need for a major overhaul of the
software already developed. The STAR system provides such flexibilty
since only the array urderstructure need be redefined and processed
in the new technology. Wire routes, gate locations, and source-
drain contacts are maintains! at fixed location.sj1I
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B. ARRAY/STANDARD CELL STRUCTURE
AND DESIGN CONSIDERATIONS
This section describes the physical structure of the Standard
Transistor Array and how it is interconnected to implement a logic
function. The concept and format of the Standard Call Library is
explained, as well as the method for adding new cells to it. Each
of the cells presently in the Library is explained in detail. A
section is presented on items to consider before choosing the logic
cells used in a design. Also included is a section on interpreting
the symbolic display of a STAR cell.
1. Array Description. The Standard Transistor Array developed
by NASA consists of alternating rows of P and N type devices that have
been designed around a common grid system. The array has been defined
}
in CMOS-•bulk metal gate, CMOS-SOS silicon gate, CCL (Closed Contoured
Logic)-SOS, and CCL-bulk MOS technologies. Initial emphasis has been
placed on the CMOS-bulk and CMOS-SOS technologies with arrays having 1
been processed in these technologies. Figure 2.2 shows the basic
array elements and the grid structure of these two technologies.
The grid used in the array has been initially established at 0.8
mil to accomodate 0.5 mil metal lines and 0.3 mil VIAS. The array
density is 7.68 mi1 2 /device in the basic element. The gates of the
I
devices, source and drain contacts, and interconnecting routes are 	 ('
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restricted to the grid system which is organized to provide local and
global W :•i.ng channels to efficiently interconnect the devices. In
general, the vertical routing is done in the first level metal and the
horizontal routing in second level metal. There are three horizontal
routing channels between the P and N devices that are used for local
routing or to create logic cells. Two horizontal global channels
exist above and below the power buses, for a total of four, to allow
for interconnection to other logic cells. In the vertical direction,
a global channel exists one grid to the left of each gate. All of
the possible routing channels are illustrated in Figure 2.3.
The devices within the array are sized for logic loads and are
connected in parallel to create buffers for driving large off-chip
loads. The array is surrounded by multiple. use pad cells that are
convertible into input, output, and power pads by the proper placement
of wiring segments within the pad cell as it is routed. More informa-
tion on the STAR periphery is given later in this chapter.
Three sizes of the array have been created that include a 384
transistor (90x80 mils), a 1728 transistor (162x131 mils), and a 5264
transistor (254x208 mils) version. The three arrays are shown in
Figures 2.4, 2.5, and 2.6 respectively.
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384 TRANSISTORS 
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Figure 2.5. 1728 Transistor Metal Gate STAR
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2. STAR Standard Cell Library. A logic cell family for the STAR,
called the Standard Cell Library, has been created and put on disc
storage. It consists of the normal building blocks for digital logic
design. However, the library is open-ended to allow tta user to define
and design new cells to meet particular requirements in the most
efficient manner possible. Creation of new cells will be discussed
in a later section of this chapter.
Figure 2.2 illustrates an example of a typical logic cell
contained in the library. It shows the CMOS-Bulk metal gate array
layout and a two-input NOR STAR cell configuration. Each cell begins
and ends with source connections to their respective power buses and
the cell extends horizontally utilizing the number of transistors
required for the logic. In the example shown, eight transistors (or
four transistor pairs) are required. It can be seen how the channels
are used to make intracell connections.
The software working form of the library contains the wiring
segments of the cell in X-Y coordinates along with a segment identifier
for each segment. Also, a reference point is established at the cell's
starting point on the ground bus, with this point being used as the
placement point for reuse of the cell. This information is utilized by
the STAR automatic routing software to correctly route user specified
logic cell interconnecting nets. The format of the Standard Cell
Library is shown in Figure 2.8 for the two-input NOR cell, which was
pictured in Figure 2.7.
14
OF POOR QU AL1 t
TWO INPUT NON	 CELL NO 1170
8
M
•
X • A•B
SCHEMATIC	 LOGIC SYMBOL AND EOU41141N
2 CIE] ®®®®0®®0nn11D
OR
I A.
I
GND
®	 FIEF
n r.	 n	 ®	 ®	 r-1
1ST METAL
	 INO METAL
0.4 MII/UIV
Figure 2.7. Typical Metal Gate STAR Logic Cell
I
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SEGMENT
Xl Yl X2 Y2 IDEITTIFIER
0 8.0 0 8.0 P00l
0 8.0 0 6.0 P00l
0 2.0 0 0.0 C112
0 0.0 0 0.0 C112
2 7.5 2 5.0 PLUS
2 7.0 3 7.0 PLUS
3 7.0 3 8.0 PLUS
3 8.0 3 8.0 PLUS
2 3.0 2 0.5 GLAND
2 1.0 3 1.0 GNND
3 2.0 3 0.0 GNND
3 0.0 3 0.0 GNND
9 2.0 9 0.0 GNND
9 0.0 9 0.0 GNND
9 8.0 9 6.0 PLUS
9 8.0 9 8.0 PLUS
5 7.5 5 0.5 P002
8 7.5 8 0.5 P002
3 6.0 3 4.0 P003
3 4.0 4.0 P004
3 4.0 6 4.0 P004
6 4.0 6 4.0 P004
6 4.0 6 2.0 P004
6 6.0 b 6.0 P333
I^
3. STAR Symbolic Display. Because the STAR system was designed
to display on line printer output without the need for expensive
graphics, the output must be symbolic. Furthermore, the symbols used
must be universal to line printers. To more fully interact with the
STAR system, such as verifying design results or creating a new logic
cell, the user must be able to interpret this symbolic output.
Figure 2.9 illustrates the symbolic display of the two-input NnR
cell 1120 shown in Figure 2.7. This figure was displayed using the
data from the STAR cell library, as shown in Figure 2.0. Figure 2. 1
shows the symbolic layout with the cell number (the reference point) in
the lower left -hand corner in the vertical direction (C112). Pin
numbers and bus connections are also -i isplayed. P001 is always the
first connection to the plus supply. Pin numbers greater than 100
denote internal connections (for example, P333). The two inputs are
P002 and P003 and the output of the cell is P004. PLUS and GNND refer
to connections to the plus and ground buses, respectively.
Figure 2.9b depicts the same layout, but without the pin numbers.
The p and n diffusions are on grid rows 6 and 2, respectively. Tran-
sistors are then formed on every third grid column, starting at column
2. The power buses are represented by the rows of equal signs (_).
The I's represent the top layer metal, while sixth layer metal is
shown as a line of dashes ( --- ). Where these two metal lines cross
but do not form a connection is given by a plus sign (+). A connection
between the two metal lines or a connection from a metal line to a power
bus (called a VIA) is represented by a #.
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(a) Line Segmints and Pin Numbers
(b) Line S^.-ments Only
Figure 2.9. STAR-CELL Symbolic Display
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The line segment data for the layout shown in Figure 2.9 was
obtained from the file shown in Figure 2.8. The first column indicates
the level of the segment. Level 6 is horizontal metal (---), level 7
is a VIA (#), and level 8 is the top layer metal (7). The next four
columns represent the X and Y coordinates of the endpoints of the
segment. The next column is the segment identifier. For example,
on the first line, level 7 indicates a VIA and it is located from
coordinates 0,8 to 0,8, which is a connection of P001 to the plus
supply.
When a design is displayed using the STAR-PRINT program, the
output will resemble Figure 2.9a, except net numbers will also be
included, and the power buses will be represented by dashes (---).
Nets are connections to other cells and usually occupy the global
channels. The net identifiers all begin with an N, such as N010.
4. Creating a New STAR Cell. If the need arises for a cell
which is not contained in the Standard Cell Library, the user can
easily create it and add it to the library.
After the logic function of the new cell has been determined, the
circuit schematic should be drawn like the schematics on the data sheets
and the example shown in Figure 2.20. If an existing cell is similar
to the new cell, it can be used as the format for the layout of the new
cell or modified to form the new cell.
a
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Figure Z.lu. Example circuit schematic
Using the grid coordinates discussed in the preceding sections,
the layout of the cell should next be developed, as illustrated in
Figure 2.7. VIAS should be clearly marked so as not to be mistaken
as crossovers. The levels of interconnection should also be represented
differently (such as crosshatching).
Each of the line segments should be identified as discussed the
preceding section and shown in Figure 2.11. It should be made certain
that the cell reference point and P001 are clearly identified.
1
1
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A tabular listing of the line segments should now be compiled,
including the X and Y starting and stopping coordinates as partially
shown below.
SEGMENT
NO.	 LEVEI. NO.	 Xl	 Yl	 X2	 Y2	 IDENTIFIER
1	 7 0 0.0 0 0.0 C112
2	 6 0 0.0 0 2.0 C112
3	 6 0 6.0 0 8.0 P001
4	 7 0 8.0 0 8.0 P001
Creating this listing requires knowing the line segment's level
and its X and Y coordinates. By couparing Figure 2.8 with Figure 2.9,
the format for representing the line segment by coordinates should
become clear. Only four letters are allowed for the segment identifiers.
When it has been made certain that the list includes each line
segment of the design, the cell is ready to be entered into the Standard
4ell Library. A computer program has been created to facilitate the
addition of new cells, or the modification and display of existing cells.
The program is named STARCEL2 and is implemented in the XEROX BASIC
programming language, which is explained in more detail later: --
To execute this program, the user must first enter the BASIC
subsystem. After gaining access to a time-sharing terminal, the user
must log-on the SIGMA computer. When the computer returns a prompt (1),
indicating that it is ready for an executive-level command, the user
types the word BASIC (followed by a carriage return) as shown below.
!BASIC
',TR. D03
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BASIC then responds with the version and a > to indicate that it is
ready to accept input from the user terminal. The user should then
type the following commands.
>LOAD STARCEL2
>WID 132
>SET $-132
>RUN
BASIC will respond with a message similar to the one below.
10:17 MAY 18 STA.RCEL2 ...
HAVE YOU SET $=132 AND WID 132
CELL-IN CELL-OUT L LA LD D QUAD LABEL
The last line of text are the options available to the user of the
program, which are defined below.
CELL-IN
	
INPUT EXISTING STAR CELL X=
CELL-OUT	 OUTPUT NEW OR EXISTING STAR CELL XXXX
L	 PROVIDE LISTING OF LINE SEGMENT DATA
LA	 ADD LINE XX AND DATA
LD	 DELETE LINE XX	 'l
D	 PROVIDE SYMBOLIC DISPLAY OF STAR CELL
QUAD	 INCLUDE QUADRANT X IN DISPLAY
LABEL	 DELETE PIN W!BERS FROM QUADRANT X
The cells are displayed as shown in Figure 2.9 and because some cells
are wider than 80 columns, each half is again halved, creating quadrants
(0-3).
The afore, to create a new cell or modify an existing one, the
fi	 i	 i ti STAR 1 1 An	 1 i h	 b 1
	
user muses rstnput an ex s ng	 ce..	 examp e s s own a ow.
i
The lines in italics are printed by the computer.
9
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?CELL-IN 1120
? (carriage return twice)
i
?QUAD 0
CELL-IN CELL-OUT L LA LD D QUAD LABEL
? (carriage return)
? QUAD 1
CELL-IN CELL-OUT L LA LD D QUAD LABEL
? (carriage return)
CELL-IN CELL-OUT L LA LD D QUAD LABEL
? LABEL 1	 I
CELL-IN CELL-OUT L LA LD D QUAD LABEL
The above commands input STAR cell 1120 and quadrants 0 and 1 are
all that are needed to display it. The command LABEL 1 removes the
pin numbers from quadrant 1.
The user can now display the cell as shown in Figure 2.9 or
produce a listing of the line segment data similar to Figure 2.8. A
display is produced in the following manner.
?D
? (carriage return)
The following command will produce a listing of the line segment data.
M
? (carriage return)
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This listing can be modified as necessary to create the new cell
by using the LA and LD commands. To delete an existing line, all
that is needed is LD and the line number. For example, ?LD 3 will
delete line 3. The following example illustrates how to add a line
of data.
?LA 3 6 0 6.0	 0 8.0 P001
After all necessary line segments have been modified or added,
the new cell is ready to be output. The following command will output
the new cell and display both halves.
?CELL-OUT XXXX
The new cell is now part of the Standard Cell Library, and the
user can exit BASIC or create another new cell.
To exit from BASIC, the user should depress the BREAK or ESC
key four times and wait for the executive level prompt (!).
At this point, another processor may be invoked that operates
under the Batch Time-Sharing Monitor (BTM) or Control Program -
Five (CP-V) control, or the user may vacate the terminal by typing
?BYE (or OFF under CP-V) . [21
5. Design Considerations l . When determining the STAR logic
cells that will be included in the design, three basic items must
be considered:
1The following material is based on information found in NASA
Technical Memorandum 78126 "CMOS Bulk Metal Design Handbook".
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1. Method of cell implementation; either functional logic or
transmission gate logic. The guidelines are given in Section 5.c.
2. On-chip and off-chip loading requirements versus the drive
capability of each cell.
3. Unused (floating) inputs are "tied off" correctly.
Before the proposed design is submitted for an initial computer
placement run, critical signal paths should be found and examined.
The delay characteristics as specified on the data sheet of each cell
are used to locate and evaluate possible race conditions. An example
illustrating the use of these characteristics is presented in Figure 2.12
and discussed in the following section.
a. Delay Characteristics. After selecting the standard cells
required to implement the desired logic, analyses can be made of the
critial path delays, race conditions, and loading conditions. This
begins by calculating the total capacitance associated with each node
of the signal path. The total capacitance is defined as the sum of
the input capacitance of all gates connected to this node and the
metalization capacitance loading associated with the intercell wiring
connections. The input capacitance for each cell may be obtained
directly from the data sheets contained in the Appendix. However, the
interconnection capacitance can only be determined after the routing
is completed. In order to develop a first order estimate of propagation
delays to establish feasibility of a logic design, one can assume an
interconnection capacitance which is proportional to the fan-out.
Doubling the total input capacitance is suggested to cover the
interconnection capacitance. If the cell is driving an off-chip load,
then this load must also be included. The example in Figure 2.12 aids
in illustrating this procedure.
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1720	 5
3	 1330
4
5
ASSUMED LOW
2
B
3A 1310
4^2	 1220
4
3
2
1730
ASSUMED
OFF-CHIP
LOAD = 3.5 pF
(a)	 LOAD AT NODE B: ABS.	 (pF) NORM.
INPUT OF CELL NO. 1720 (PIPT 2) 0.56 1.00
IPTPUT OF CELL NO. 1220 (PIN 3) 0.56 1.00
INTERCONPTECT CAP. (2 x INPUT CAP.) 1.12 2.00
ASSUMED OFF-CHIP LOAD 3.50 6.25
TOTAL 5.74 10.25
(b)	 LOAD AT NODE C: ABS.	 (pF) NORT:.
IPTPUT OF CELL NO. 1730 (PIPT 4) 0.56 1.00
INPUT OF CELL PTO. 1330 (PIN 2)* 2.42 4.32
INTERCO_TNECT CAPACITANCE 5.96 10.64
TOTAL 8.94 15.96
1
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i
*IF DRIVING A STANDARD LOAD
(c)
B
A	 24 ns	 92 ns	 C
116 ns
Figure 2.12. Example Illustrating Delay Calculations
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sBy referring to the data sheet for the buffer inverter cell
(1310), assuming a five volt supply, and using the normalized load
of 10.25, the calculations shown in Figure 2.13 were arrived at.
The propagation (stage) delay (node A to node B) was estimated to
be 24 ns. Similarly, by referring to the data sheet for the two-
input OR gate (1720), and using the normalized load of 15.96 with a
five volt supply, the calculations in Figure 2.14 were obtained.
Therefore, the propagation delay (node B to node C) was estimated
to be 92 ns.
The overall delay from node A to node C is then the sum of
these two delays, or 116 ns.
b. Off-Chip Loading. An illustration of the off-chip capacitance
is shown in the following tabulation for a system using ceramic dual-
in-line packages.
TYPE of Off-Chit Load Value
Each ceramic in-line package (24) 3.5 pF
Each ceramic in-line package (40 pin) 5.5 pF
Each socket terminal 1.0 pF
All interchip (point to point with no ground plane G.7 to 1.7
wiring) Win.
Each input/output board pin 3.0 pF
Each input/output board pin socket 5.0 pF
'This measurement pertains to an 80 pin, 0.0625 in. thick
commercially available board.
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Figure 2.14. Delays for 1720 with V DD = 5.
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From the preceding values it is seen that in addition to interchip
wiring capacitance and on-chip laoding capacitance, an additional
5.5 pF (or 3.5 pF) must be included each time the signal goes on or
off a chip.
a. Transmission Gates and Functional Logic. The CMOS Standard
Cell Library is implemented with circuits designed using either a
functional logic (FL) and/or a transmission gate (TG) relay logic
approach. Each method has its unique characteristics and advantages,
some of which are as follows:
1. Standard Cells Implemented with Functional Logic
a) The cutm ra of functional logic cells may not be
tied together (the wired OR).
b) Each circuit provides, virtually, electrical
isolation between output and input nodes - a noise
immunity approximately equal to 20 to 40 percent
of the supply voltage - varies with logic function
and fan-in.
c) Each circuit amplifies the input waveform and may
therefore be used to reshape the signal waveform.
d) The inherent nature of functional C-MOS logic is to
provide one signal inversion for each stage of circuitry.
Therefore, when a cell implemented with functional logic
supplies the AND function, it must contain at least two
levels of circuitry; the invert or NAND function requires
one level of circuitry.
J
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2. Standard Cells Implemented with Transmission Gate Logic
a) The outputs of transmission gate cells may be tied
together provided that no two transmission devices
with outputs connected are placed in the conducting
state at the same time.
b) Transmission gate logic does not provide signal ampli-
fication. Therefore, when cascading several such devices,
a functional logic circuit may be placed between them.
This suggestion is based primarily on the need to
maintain sharp waveforms and fast stage delays. It is
I
not necessary or required to ensure proper operating
levels.
c) In contrast to functional logic, transmission gate logic
provides noninversion functions.
d. Drive Capability The Standard Cell Library can be divided into
four groups of circuits, with members of each group having essentially
the same dynamic and/or static drive capability. This means that cells
1
in the same group will have approximately the same output rise or fall
times for the same load.
Group I cells are characterized by those circuits
implemented with transmission gate logic. Cells in
this group have no drive capability of their own.
Each cell may be considered to be a relay circuit
that has a finite conducting resistance and an
infinite "off" resistance.
I
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Group II cells are characterized by output circuitry
implemented with standard size nonbuffered transistors.
This group comprises the bulk of the standard cell
family. Generally these cells should be used when
their total output load is less than 8 pF. Otherwise
they should be followed with a buffering circuit.
Group III cells feature output transistors roughly
three times as large (powerful) as those of Group II.
These cells should be used when their total output
load is less than 25 pF but greater than 8 pF.
Group IV presently contains only one cell. This
cell serves as a buffer for all loads greater than
25 pF.
,
As a guide to the user, each cell's drive capability is given in
the cell descriptions, and listed in Table 2.1. I indicates that
the cell is , in Group I, II indicates that the cell is in Group II,
III indicates that the cell is in Group III, and IV indicates that
the cell is in Group IV.
e. FLIP-FLOPS The flip-flops which consist of two levels
of logic require two clock transitions to transfer the data from
input to output. The minimum values given for the pulse widths
are for a ten volt supply and a single load. If more loading is
required or a lower voltage supply is used, the pulse width should
be longer. This can be determined from the data sheets.
^n
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ILE 2.1. STAR Metal-GaCe CMOS Standard
Cell Library Listing
CELL
NO. CELL FUNCTION
CELL WIDTH
IMPLEMENTATION
DRIVE
GROUPGRIDS) (MILS)
1120 2-INPUT NOR GATE 3 2.4 FL II
1130 3-INPUT NOR GATE 4 3.2 FL II
1140 4-INPUT NOR GATE 5 4.0 FL II
1220 2-INPUT NAND GATE 3 2.4 FL II
1230 3-INPUT NAND GATE 4 3.2 FL II
1240 4-INPI''T NAND GATE 5 4.0 FL II
1300 INVERTING BUFFER 2 1.6 FL III
1310 SINGLE BUFFER
INVERTER 2 1.6 FL III
1330 2-INPUT TRANSMISSION
GATE 5 4.0 TG I
1360 TRIPLZ BUFFER
INVERTER 6 4.8 FL IV
1520 DOUBLE BUFFER
INVERTER 4 3.2 FL III
1620 2-INPUT AND GATE 4 3.2 FI, III
1630 3-INPUT AND GATE 5 4.0 FL III
1640 4-INPUT AND GATE 6 4.8 FL III
1720 2-INPUT OR GATE 4 3.2 FL III
1730 3-INPUT OR GATE 5 4.0 FL III
1740 3-INPUT OR GATE 6 4.8 FL III
1820 D TYPE MASTER/SLAVE 14 11.2 FL. II
FLIP-FLOP
1830 D-TYPE FLIP-FLOP 8 6.4 FL II
(CONTINUED)
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ABLE 2.1. STAR Metal -Gate CMOS Standard
Cell Library Listing ( Continued)
CELL
NO. CELL FUNCTION
CELL WIDTH
IMPLE14ENTATION
DRIVE
GROUP(GRIDS) —71—LT
1900 PROGRAMMABLE D-TYPE 12 9.6 FL II
MASTER/ SLAVE FLIP-
FLOP
1910 PROGRAMMABLE D-TYPE 13 10.4 FL II
MASTER/SLAVE
FLIP-FLOP WITH RESET
1920 D -TYPE MASTFR/SLAVE 15 12.0 FL II
FLIP-FLOP WITH RESET
2310 EXCLUSIVE-OR 5 4.0 FL II
9100 SIDE INPUT PAD 10 8.0 NIA N/A
9110 LEFT OUTPUT PAD 10 8.0 N/A N/A
9120 RIGHT OUTPUT PAD 10 8.0 N/A N/A
9200 TOP/BOTTOM INPUT PAD 10 8.0 N/A N/A
9210 TOP/BOTTOM OUTPUT PAD 10 8.0 N/A II/A
v
j
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$. Floating Inputs. All inputs should be connected either to
the output of another gate or to one of the low impedance signal
levels. A floating input can result in improperly functioning gates.
6. STAR Logic Cells. This section describes each of the standard
cells ir, the present Standard Cell Library. More inclusive data
sheets that describe the function, node capacitance, and performance
of each cell are included in the Appendix. The current CMOS standard
cells are listed in Table 2.1, and the cell descriptions follow. The
table gives the cell number, the cell function, its width in grids
and mile, and the logic used to implement the cell.
a. TWO-, THREE-, AND FOUR-INPUT NOR's (1120, 1130, and 1140).
Two-, three-, and four-input NOR's (1120, 1130, and 13.40) are
'`f
group II functional circuits that provide the logical NOR operation.
The four-input NOR cell has the largest device delay in this group.
It may therefore be advisable to buffer the output of this cell before
the total output node capacitance reaches 8 pF.
b. TWO THREE- AND FOUR-INPUT NAND's (1220, 1230, and 1240).
Two-, three-, and four-input NAND's (1220, 1230, and 1240)
are Group II functional circuits that provide the logical NAND
operation. The four-input NAND cell. has the largest device delay
in this group. It may be advisable to buffer the output of the
cell before the total output node capacitance reaches 8 pF.
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c. SINGLE INVERTING BUFFER (1300).
Single inverting buffer (1300) is a Group II cell that
provides the logical signal inversion with a single level of circuits.
It is recommended for use with loads of less than 8 pF.
d. BUFFER INVERTER (1310).
Buffer inverter (1310) is a Group III functional circuit
that provides the logical signal inversion and should be used where
bufferirg is required (for loads greater than 8 pF). Cells 1310
and 1520 are interchangeable and logically identical.
e. SINGLE CLOCK, DUAL TRASSMISSION GATE - MULTIPLEXER (1330).
This cell furnishes the designer with a 2 to 1 electronic
relay switch. It is mechanized with transmission gate devices and
therefore is a Group I circuit. When the control signal C is low
(or 0), the relay path B-X is conducting. When the control signal
C is high (or 1), the relay path A-X is conducting. Hence, a
nigh control signal connects the "dotted" input terminal to the
output. Because the output node X is always connected to one and
only one input node, the output is always defined. Therefore it
is generally not possible to tie the output of this cell to the 	 1
output of another cell. Although the cell functions as a nonlinear
resistor, when conducting the effective "on" resistance may be
accurately represented by a fixed 1 to 2 kt2 resistor.
f. TRIPLE BUFFER DTVERTER (1360).
Triple buffer inverter is a Group IV functional circuit that
provides the logical signal inversion and should be used in those
cases where a large amount of buffering is required (for loads much
X
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greater than 25 pF). Cell 1360 is the largest buffering circuit
presently in the library.
g. DOUBLE BUFFER INVERTER (1520).
This cell is also a group IV functional circuit that provides
the logical signal inversion, but it should be used in buffering
intermediate loads that do not greatly exceed 25 pF.
h• TWO- THREE- AND FOUR-INPUT AND's (1620 1630 and 1640).
These provide, with two stages of functional circuitry, the
logical AND operation. Each cell is a member of drive capability
Group III and should therefore be used for loads less than 25 pF.
Cells 1620, 1630, and 1640 are topologically interchangeable with
cells 1220, 1230, and 1240. This permits the interchange of NAND
and AIM functions at later stages in the array design.
f. TWO-, THREE-, AND FOUR-INPUT OR's (1720, 1730, and 1740).
These provide, with two stages of functional circuitry, the
logical OR operation. Each cell is a member of drive capability
Group III and should therefore be used for loads less than 25 pF.
Cells 1720, 1730, and 1740 are topologically interchangeable with
cells 1120, 1130, and 1140. This permits the interchange of NOR
and OR functions at later stages in the array design.
J. D-TYPE MASTER,/SLAVE FLIP-FLOP (1820).
This cell uses functional circuitry to provide two levels
of logic in a master/slave configuration. When control signal C
makes a transition from low to high, the logical inversion of the
data or. the D input line is transferred to the output of the master
portion. At this time, the output (or slave) portion is isolated
36
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from the input (or master) portion by means of the AND gate whose
output is held low by the inversion of the control signal.
When control signal C goes from high to low (1 to 0), the
complement of the data stored in the master will then be transferred
to the output of the slave. The slave portion will then hold the
t
data at the output until the next high to low transition of the
control signal C.
In summary, the information on input line D may be loaded
into the master when the signal on control line C goes high. The
information stored in the master is transferred to the slave, and hence
the output, by bringing the control line low. Therefore, on one
cycle of the control signal (or clock), the data placed on the D input
can be transferred to the output of the flip-flop while undergoing
two logical inversions.
The minimum recommended positive-going clock pulse width to
load the master is 75 ns. The minimum negative clock width is
specified to be 50 ns. It is also recommended that the data line be 	
II	 }
held constant for at least 50 ns prior to and succeeding all clock
transitions.
k.. D-TYPE FLIP-FLOP (1830).
This cell has been implemented with functional logic and
provides an AND-OR type configuration. While control line C is high,
the output of the cell remains the same, regardless of the input
placed on data line D. However, with the control line low, the output
of the cell will follow the input.
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1. PROGRAMMABLE D-TYPE MASTEF./SLAVE FLIP-FLOP (1900).
This cell has been implemented with functional circuitry and
is identical to cell 1820 except the C control signal terminal on the
slave portion of the flip-flop is accessible, and is not necessarily
the inversion of the control signal C. This allows the slave section
of the flip-flop, and hence the output, to be set to a high state,
independent of the master by holding both control lines low. If
the control signal C to the slave is the logical inversion of the
control signal C to the master portion, the flip-flop will function
as a regular D-type master/slave flip-flop (1820).
When control signal C goes from low to high (and C goes
from high to low), the logical inversion of the data on the D input
line is transferred to the output of the master portion. On the
following high to low transition of C (and low to high transition
of C), the complement of the data stored in the master will be trans-
ferred to the output of the slave portion, which will then hold the
data until the next high to low transition of the control signal C
(and low to high transition of C).
Therefore, the information on input line D may be loaded
into the master when C goes high (and C goes low). This information
may then be transferred to the slave, and hence to the output, by
bringing C low (and C high). So if the control signals are synchro-
nized, one cycle of the control signals will transfer the data from
the D input to the output of the flip-flop.
The minimum recommended positive-going clock pulse width
required to load the master flip-flop is 75 ns. The minimum negative
s
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clock width for transferring to the output is 50 ns, The data line
should be held constant for at least 50 ns prior to and-succeeding all
clock transitions.
m . PROGRAMMABLE D-TYPE MASTER/SLAVE FLIP-FLOP WITH RESET (1910).
This cell is identical to cell 1920 except that control line
C on the slave flip-flop is accessible. This allows the output of the
1910 to be set to a 1 on a single clock pulse by holding both control
lines low. However, if the logical inversion of control line C is
connected to C, the 1910 will function as a 1920.
This cell uses functional logic to provide two levels of
logic in a master/slave configuration. The master portion has a two-
input NOR in the feedback path which, when a 1 is placed on its R
input, resets the output of the 1910 to 0. If the reset line is held
low, the flip-flop functions as a regular D flip-flop.
When control signal C wakes a low to high transition, (and a
control signal C makes a high to low transition), and the reset line
is low, the complement of the data on the D input line is transferred
to the output of the master portion. When C next goes low (C goes high
and reset is low) the logical inversion of that signal is then trans-
ferred to output of the slave, and hence the output of the flip-flop.
The slave will then hold the data until the next high to low transition
of control signal C (while Z goes from low to high).
To briefly summarize, assuring the reset line is low and C
and C are complement signals, a low to high transition of C loads the
master -nd then when C goes low, the data is transferred to the output
of the flip-flop. The output can beset to 0 by holding Clow and the
reset line R high. The output can be set to a 1 by bringing both control
lines low.
39
2}
^I
It is recommended that the minimum positive -going clock
pulse width required to load the master be 75ns. The negative-
going clock pulse to transfer the data to the output should be at
least 75 ns wide. The data line should be held constant for at
least 50 ns prior to and succeeding all clock transitions. The
reset line should be held high for at least 50 ns to ensure reset.
n. D-TYPE RASTER/SLAVE FLIP-FLOP WITH RESET (1920).
This cell has been implemented with functional logic and
is identical to cell 1820 except that the inverter in the feedback
path of the master portion has been changed to a ITOR circuit with
one input used as a reset line. When C is low and R is high the
output of the flip -flop resets to 0. While the reset line is held
low the flip-flop functions normally.
When control signal C goes from low to high and R is held
low, the data at input D is inverted and transferred to the output
of the master. On the next high to low transition of C that data is
again inverted and transferred to the output of the slave portion.
The data is held there until the next high to low -transition of C.
Therefore in summary, a low to high transition of control
signal C loads the master portion of the flip-flop and that data is
transferred to the output of the slave on the following high to low
transition of C. The output of the slave can be reset to 0 by
holding C low and the reset line R high.
It is recommended that the minimum positive -going clock
pulse width to ensure loading of the master be 75 ns. The negative-
going clock width to transfer the data to the output should be about
E
50 ns before and after all clock transitions. To ensure reset, the
reset line should be held high for at least 30 ns.
o• EXCLUSIVE-OR (2310).
This cell generates the required logical operation by
utilizing a unique interconnection of four transistors. Although the
cell is essentially a transmission gate arrangement, it is a group III
cell because of its buffered output. It is recommended however that
cell 2310 be further buffered, with a cell from group IV, when the
output load exceeds 15 pF. Analysis has revealed an unequal propa-
gation delay for the two inputs of the cell with input B providing
the smaller propagation delay !31
	
r	 p. 9000 SERIES CELLS.
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The remaining standard cells are referred to as 9000 series
cells and are used for inputing and outputing electrical signals and
power.
A. 9100 - side input pad with a 1.1 M series
resistor and input diodes for protection
B. 9110 - Left output pad
C. 9120 - Right output pad
D. 9200 - Top/Bottom input pad with a 1.1 0
series resistor and input diodes for protection
E. 9210 - Top/Bottom output pad
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C, STAR SOFTWARE USERS GUIDE
This 'section gives an explanation of the STAR design system soft-
ware and how to use it on the XDS SIGMA / 5 Computer system located
at NASA, Marshall Space Flight Center, Huntsville, Alabama. Included
are sections on file management for the STAR -system, how to create the
STAR input file, and explanations of each of the STAR programs and how
to execute them. Using this chapter, the user can transform a logic
diagram into data which generates masks necessary for integrated
circuit fabricator.
These guidelines assume that the user has
1. access to the SIGMA system via a local demand terminal or
a compatible remote terminal over a telephone line,
2. an authorized account and file space,
3. a minimal knowledge of the SIGMA system and/or the appropriate 	 j
manuals, although some basic instructions will be given.
Although the commands used in these guidelines are for the SIGMA
system (128K, 32 bit words), they are sufficiently explained so that,
if the software is installed on another system, similar commands can
be used. A list of the necessary commands and their descriptions is
given in Table Z.2. The part of the command in brackets is optional.
Disc files have been established in certain accounts to facilitate
ti., use of the STAR software on the SIGMA system. These files contain
Y^ J
°I
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SYSTEM COMMANDS EXPLANATION
BATCH
	 filename Enters specified file in the batch
job stream.
BUILD] filename Calls EDIT and names a file to be
created
BYE Disconnects terminal from system
C[OPY] filename Displays contents of filename
COPY] filel OVER file2 Copies contents of filel over
file2
COPY] filel II*TO file2 Merges contents of filel into filet
CANCEL jid Cancels previously submitted batch job
DEL,nE filename Deletes named file from system
DISPLAY] Displays current values of various
system parameters
E[DIT] filename Calls EDIT processor and names a
file to be edited
JOB lid Displays status of specified batch
jobs
L Alphabetically lists all files in
account
L filename Lists attributes of specified file
j
.XEQ filename Ex.euutes commands in file
EDIT COMMANDS EXPLANATION
END Terminates execution of EDIT and
returns control to system level
IN Inserts new line into file
TY Displays contents of file
TABLE .2.2. Some SIGMA Commands
ORIGINAL PAGE [°
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the job control language and the required input data for the programs,
and can be copied into the user ' s account, modified as necessary, and
then executed. The use of these files will be explained in the
next section.
An overall system software flowchart is shown in Figure 2.15.
The software is written in FORTRAP! and BASIC and was developed using
the SIGMA machine.
1. File Management. This section explains how the files
necessary to execute the STAR system are established, and how, after
they are created, to manage them. If more information of the SIGMA
system is needed, the reader is referred to the XEROX Time -Sharing
Reference Manual and the XEROX Time -Sharing User ' s Guide [4,51
After logging on into a new or existing account, the user is ready 	 j
to create the files needed to execute the STAR design system. These
files can be created by the user, or a file (MOVE . TROTTER) can be
executed which will create all necessary files. To use this file the
user should first type
	
y^
!C MOVE . TROTTER3
This will copy the file into the user's account. When a prompt (!)
is returned, this file can then be executed by typing
!XEQ MOVE
SThe ! symbol is the prompt given by the Sigma system and does
not have to be typed by the user. A carriage return is implied after
each command.
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Figure 2.15. STAR Design System Flowchart
and Software Components
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When the computer responds with *** XEQ TERMINATED ***, all of the
files necessary to use the STAR programs have been created in the
user's account. Therefore those files do not have to be created by
the user.
The user is advised to be aware of available file apace in order
to prevent premature termination of programs by a lack of file space.
At the present time, each user is allotted 3064 granules of file
space. At any time, to determine the amount of file space (in
granules) available type
ID!
A shortage of file space should not occur unless the user saves
the output of the STAR programs, because ordinarily each new execution
of a STAR program overwrites its old output. Therefore if the output
of a program is desired to be saved the user should type
1C oldfile TO newfile
However, the user should be remi..ded that -these files should be deleted
when no longer needed to free file space.
2. Creating STAR Input File. This section deals mainly with
the creation of a new input file and only briefly explains the
relevant terms. The circuit description terms and the STAR-PLACE
control data contained in the files are explained in more detail in
the STAR-PLACE section under Input Data Format.
'FA-1p
y.4
1? 1
a. Creating Input File From Logic Diagram. Starting with a logic
diagram composed of logic cells found in the logic cell library, the
user should number each of the logic gates, including input and output
pads. Interconnections between logic gates, Lalled nets, should also
be numbered. A list of the presently available cells and their
functions is shown in Table 2.1. If new cells are required, they must
be added to the library, as shown previously.
Next, the user must prepare a gate to logic cell assignment list,
which corresponds,the number of the gate on the logic diagram to the
STAR logic cell number from the cell library. The user also prepares
a connectivity or net list that consists of the net numbers (from the
logic diagram) and the g2te numbers and pin numbers of the gates which
a net connects. The pin numbers are obtained from the Standard Cell
F'	 data sheets in the Appendix. An example logic cell diagram is shown
^-!	 in Figure 2.16 with each cell, pin, and net numbered.
4
The importance of having a correctly labeled logic diagram and
S!
net list cannot be over-emphasized, as the majority of mistakes occur
k
in this phase. The user should double-check the results before
!	 proceeding.
It should be noted that, because of limited storage available,
I
certain limits are planed on the input circuits. A maximum of 999
cells, 500 nets, and 98 pads are allowed. Also, gate numbers greater
than 999 are not allowed. The STAR selected for use cannot exceed
30 call rows by 100 columns.
b. Using Example Input File. The STAR input file is now ready
to be constructed. An example input file for circuit EXAMPLE has been
47
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4	
V
1310
5	 620
2
50 
2
8	 40
9200
9200
x
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20
3	 30	 PIN NUMBER
3 4^
CELL. TYPE
2	
1	 1910
NET NUMBER
6	 5
70	 60
2
2	 1910
6	 5
90	 80
3	 4
12 -
 3 11910
5
CELL NUMBER
9210
2
9
9210
10
a	 9200
Figure 2 .16. Examp le Logic Diagram
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ORIGINAL PAGE 69
OF POOR QUALITY
G
NAMX, EXAMPLE
0
FIND, 50
C
IMPROVE, 5
0
NEIGHBORHOOD, 1,5
0
STAR SIZE, 8 24
C
GATES TO PATTERNS
1 1910 2 1910 3 1910 4 1310 5 1620 6 9200 7 9200 8 9200 9 921.0
10 9210
C
NETS
10 6 2 1 2 2 2 3 2
20 5 4 4 2 1 4
304 313
407252
50825 3
6015 2 4
70162 3
8025 34
902633
1003592
110 3 6 102
Figure 2.17. Example Input File
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created, as shown in Figure 2.17. This file can be modified for the
user's own, or used merely for reference.
Circuit 'EXAMPLE' has 11 nets: net 10 connects pin 2 of cells
1, 2, 3, and 6, net 20 connects pin 4 of cells 1 and 5 and pin 2 of
cell 4, net 30 connects pin 3 of cells 1 and 4, net 40 connects pin 2
of cells 5 and 7, net 50 connects pin 3 of cell 5 to pin 2 of cell 8,
net 60 connects pin 5 of cell 1 to pin 4 of cell 2, net 70 connects
pin 6 of cell 1 to pin 3 of cell 2, net 80 connects pin 5 of cell 2
to pin 4 of cell 3, net 90 connects pin 6 of cell 2 to pin 3 of
cell 3, net 100 connects pin 5 of cell 3 to pin 2 of cell 9, and
net 110 connects pin 6 of cell 3 to pin 2 of cell 10. Cells
1-3 are type 1910, cell 4 is a type 1310, cell 5 is a type 1620,
cells 6-8 are type 9200 (input pads), and cells 9 and 10 are type
9210 (output pads). The STAR to be used consists of 8 rows and 24
columns. Fiftv folding solutions are to be formed and the best 5
improved. The row and cell neighborhood sizes are 1 and 5,
respectively.
To modify the example input file type
!EDIT EXAMPLE
This will call the Edit processor and the computer will respond with
the words EDIT HERE and the editor prompt (*). Now type
*TY
which will cause the file to be displayed (including line numbers
called keys). If the user desires to view only certain lines the
format is
*TY start-end
50
To modify lines in the file type
*IN
where key is a new or existing line number. The editor will echo
that number on the next line and await input. The user should now
insert the desired contents of that line.
In this way, new lines can be created and existing lines can be
changed. The editor will automatically try to insert a succeeding
line if one does not already exist, and then only each new string
need be entered until finished. Another carriage return will get the
user out of the input mode. By using the TY command, the input file
can be checked for errors. To exit the editor, type
*END
If the user would rather create the input file from scratch, it
can be done by typing
!BUILD filename
The computer will respond with 1.000 and is ready &x the first line to
be inserted. When a return is hit the computer responds with 2.000
and so on until a return is hit without a line of text being entered. 	 I
If a typing mistake was made or the user wishes to change a line,
the EDIT processor must be used as shown before. A more detailed
	
	 9,
it
description of the EDITOR can be found in the XEROX Time-Sharing
User's Guide.
The user should now copy this file to the input file for the
placement program by typing
!C EXAMPLE OVER PLACEIN
51
The STAR placement program is now ready to be executed, but first
some guidelines for running programs on the SIGMA system will be given:
c . Program Execution. Some of the STAR programs can be executed
in the Demand mode from the terminal as well as the Batch mode. If
the Demand mode is used, the user must stay online until program
execution is terminated, thus tying up computer resources. Therefore,
unless speed i.s of the essence, the Batch mode should be used whenever
possible. To submit a job via the Batch mode type
!BATCH filename
The STAR programs which are executable from the Batch mode begin
with "J:", such as J:PLACE.
The system will respond by assigning the job a job identification
(jid) and sending one of the following messages to the terminal:
ID = jid SUBMITTED time-date
WAITING: n to RUN
or
ID = jid SUBMITTED time-date
RUNNING
•x^i:
The user may check the status of the job by using the JOB command
or may cancel the job using the CANCEL command. The format of the
JOB command i.o
IJOB jid
The system will respond that the job is either completed, running,
is
still waiting to be run, or waiting to be printed out. If the job is
completed or waiting to be output, the user can view the output file
52
(using the Copy command) or run the next program.
If it is desired that execution of the program be prematurely
terminated for some reason, the following command can be used.
!CANCEL jid
The user should record the id of each job as it is submitted, so
that the wrong job will not be canceled, and the job's status can be
checked.
D. STAR DESIGN SYSTEM SOFTWARE
This section describes the STAR design system software and how
to execute it on the SIGMA computer system. The STAR design system
consists of five computer programs which enable a user to go from a
logic diagram to the mask data necessary for integrated circuit
fabrication. The system includes a STAR-PLACE automatic placement
program, a STAR-COMPILE compiling program, a STAR-ROUTE automatic
routing program, a STAR-PRINT display program, and the ARTWORK-MANART
artwork generating software. A flowchart which identifies the
input and output files, diagnositc files, and load modules of the
STAR system is shown in Figure 2.18.
a. STAR-PLACE. The STAR-PLACE program is designed to provide
two-dimensional placements of digital logic circuits on the Standard
Transistor Array (STAR).
The program is written in the FORTRAN-IV programming language,
and with the exception of the use of Implied-DO constructs in I%0
statements, it is ANSII standard. This, minimal modification of the
oource language should allow use of the program with most FORTRAN-IV
compilers.
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Input to the program consists of a description of circuit cells
and interconnections as explained Ln the preceding section, and is
called PLACEIN.
The following material on the placement program was largely taken
from NASA Contractor Report 161291 "Standard Transistor Array, CAPSTAR
User's Guide". [6]
(Input Data Format) The input file consists of a series of
80-character records, of which only the first 72 are significant.
Positions 73-80 can be used for record numbering or other user
information. Each record consists of format-free numeric or character
items. The end of a numeric item is sensed whenever a blank, comma,
or the end of the record is seen. The end of a character item is
indicated by a comma or record end. A record can be continued by
leaving the first four positions of the next record blank. A
record may be continued any number of times.
The input file may consist of STAR-PLACE control records, circuit
definition records, and passed records. The control records either
specify settings for STAR-PLACE variables or act as headers for
groups of circuit definition records. The passed records are those
which are not recognized as control or definition records and are
included in the STAR-PLACE output file for use by later programs.
(Control Records) Each control record consists of a single
STAR-PLACE control statement beginning in column 1 with pertinent
data following as necessary. A list of the STAR-PLACE control
statements, their function, and necessary data is shown below. Where
a:.lowed the shortened form of the control statement is shown in
parentheses.
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iC
Function - Denotes a comment to be shown in the narrative output.
Data - Comment in columns 5-72 of the record (no continuation
allowed).
Passed - No
DEBUG (DEBU)
Function - Turns on STAR -PLACE debugging output.
Data - None.
Passed - No
FIND,
Function - Sets the upper limit on number of folding
solutions to be found (initially 50).
Specifying 0 causes all possible folding solutions
to be generated.
Data - Upper limit following comma.
Passed - No
GATES TO PATTERNS (GATE)
Function - Header for cell type list.
Data - Cell type list in following records.
Passed - Yes
IMPROVE, (IMPR,)
Function - Specifies number of folding solutions to be
improved (initially 3, max =10).
Data - Number of solutions following comma.
Passed - No
56
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LINEAR ORDER (LINE)
Function - Header for user-entered linear order. Causes
disabling of STAR-PLACE clustering and linear
ordering steps.
Data - Linear order in following records.
Passed - No
NAME,
Function - Specifies circuit title for output listing.
Data - Circuit title (8 characters) after comma.
Passed - Yes
NEIGHBORHOOD, (NEIG,)
Function - Specifies row and cell neighborhood sizes for
placement improvement step (Initially 1,1).
Data - Row, cell neighborhood sizes following comma.
Passed - No
NETS
n
Function - Header for circuit net lists.
	 s^?
i
Data - Net lists in following records.	 4
Passed - Yes
	 I
STAR SIZE, (STAR,)
Function - Specifies STAR dimensions.
Data - STAR size ( cell rows, transistor columns)
following comma.
Passed - Yes
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STEP,
Function - Specifies STAR-PLACE steps to be performed
(initially all).
Data - Step names (CLUSTER, LINEUP, WIRECROSS, FOLD)
separated by commas following 'STEP,'.
Passed - No
The presently available STAR sizes are shown in Table 2.3.
STAR
SIZE ROWS COLUMNS TRANSISTORS PADS
SIZE
(MILS)
8,24 8 24 384 16 90x80
16,54 16 54 1728 36 162x131
28,94 28 94 5264 64 254x208
TABLE 2.3. Presently Available STAR Sizes
In order to choose the correct STAR size, an estimation of the
transistors needed should be made, and the number of I/O pads should
be counted. The user can then choose the correct STAR from Table 2.3.
(Circuit Definition Records). The cell type list, net list,
and user-defined linear order are entered as a series of numeric
records following the appropriate header record. The end of a list is
assumed when a non-numeric item or the end of the input file is seen.
The format of each of the three lists is shown below.
(1) Cell Type List (Following 'GATES TO PATTERNS'). In this list,
each of the circuit cells and pads is associated with a STAR standard
cell or pad type number. The format of each record in this list is
cells typel cell2 tvpe2
i
'a
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For example, if cell number x is type 1000+x, a typical cell type list
record is
1 1001 2 1002 3 1003 4 1004 .
Sufficient records to specify each cell or pad in the circuit should
to included.
The list is passed to the output file with certain adjustments.
These adjustments involve re-assignment of pad type numbers based on
the pad position in the final placement. In the input file, input pads
are type 9200 and output pads are type 9210. For pads placed at the
top or bottom of the STAR, the type numbers are unchanged. Frr input
pads placed at the sides of the STAR, the type number is changed
to 9100. For an output pad placed at the left, the type number is
changed to 9110. For output pads placed at the right, the type
number is changed to 9120.
(2) Net List (Following 'NETS'). The connection points (cell
number, pin number) of each net in the circuit are identified in this
list. The format of each record is
net celll pinl ce112 pin2 . . . .
For example, if net 5 is connected to pin 1 of cells 6, 7, and 8,
the net list record for net 5 is
5 6 1 7 1 8 1
.	 : n
For large nets, more than one input file record may be required.
Extension of the net may be accomplished either by use of the
record continuation feature or by repetition of the net number at the
beginning of the next record. Thus, either
5 6 1
7 1 8 1
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or
5 6 1
5 7 1 8 1
can be used to enter net 5, above. If the second of these net
continuation forms is used, the continuation records must immediately
follow the initial record for the ret.
information specified in the net .ist is passed to the output
file after modification of all continuations to the second form, above.
(3) Linear Order (Following 'LINEAR ORDER'). Each cell and
pad in the network should be included in this list if the user-
entered linear order option is selected. The list format is
r.
celll cell2 ce113 ce114
Record continuation is allowed, but not required in this list. The
linear order is not passed to the output file.
4. Placement Output. The output information provided by
STAR-PLACE consists of _wo files, regardless of the mode in which the
program was executed. The file called PLACEOUT is in a format
suitable for use by other programs. The file called LPOUT consists
of user (narrative) output.
(a) Output file. The STAR-PLACE output file (PLACEOUT) contains
the eircuit.cell type and net lists, the grid coordinate format of
the placement, the locations of all constructed barriers, and any
,essed data from the input file. The format of this file. for the
example application is shown in Figure 2.19. If, after completion
the STAR design cycle, it is found that the circuit has not been
:cessfully routed and hand-placement is chosen as a possible solution,
ORIGINAL	 !z-3
OF POOR QUALAY
TITLE EXAMPLE
STAR SIZE	 8 24
GATES TO PATTERNS
999 9970
	
1 1910	 2 1910	 3 1910	 4 1310	 5 1620	 6 9200
	
7 9200	 8 910C 9 9210	 10 9210
PLACEM
0 999 0
25	 1	 25	 4	 64 999005	 70	 5	 85
-41
	
2	 25 999011	 64
41	 3	 25 999011	 64
-57 999024	 25
57 999024	 25
-73 999024	 25
73 999024	 25
-89 999024	 25
-25
	
6	 39
.•25
	
7	 84
25	 8	 96
99	 9	 39
-25	 10	 24
NETS
10	 6	 2	 1	 2	 2	 2	 3	 2
20	 5	 4	 4	 2	 1	 4
30	 4	 3	 1	 3
40	 7	 2	 5	 2
50	 8	 2	 5	 3
60	 1	 5	 2	 4
70	 1	 6	 2	 3
80	 2	 5	 3	 4
90	 2	 6	 3	 3
100	 3	 5	 9	 2
110	 3	 6	 10	 2
WIRES
6	 69	 24	 83	 24 BARR
6	 24	 90	 38	 90 BARR
6	 69	 90	 83	 90 BARR
6	 84	 90	 98	 90 BARR
6	 22	 26	 22	 40 BARR
6	 22	 42	 22	 56 BARR
6	 22	 74	 22	 88 BARR
6	 101	 58	 101	 72 BARR
t	 101	 74	 101	 88 BARR
Figure 2.19. STAR-PLACE Output File (Placeout)
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ithis is the file which must be modified. Therefore, it is important
that the format of this file be understood.
TITLE, STAR SIZE, and GATES TO PATTERN are data passed from the
input data., The PLAC7-01 da^st are the positions of each cell, pad, and
groups of unused transistors, shown in actual STAR grid coordinates.
A group of XXX unused transistors is denoted by 999XXX. Starting on
the second row under PLACEM, the first column gives the y coordinate
of the source connection which begins the cell. A minus sign (-) in
front of the number implies that the cell is auove the power supply.
The other columns alternate between denoting the cell number and
its beginning X coordinate, respectively.
The data under NETS was passed from the input data, WIRES contain
data showing the coordinates of the barriers constructed to prevent
router usage of unused pad positions. For example, the first line
denotes that a barrier is constructed on level 6 from 69,24 to 83,24.
By modifying the data in this file, mainly under PLACEM and wires,
hand-placement can be accomplished, thus perhaps providing successful
routing.
(b) Narrative Output. The narrative output of STAR-PLACE
which is helpful to the tser is contained in file LPOUT. Fach
STAR-PLACE step is identified by a header line showing the step
and circuit names. An explanation and example of the narrative
output provia.d by each step is shown in the following paragraphs.
(1) Data Entry Step. Each control and passed record in the
input file is echoed on the listing. The cell type definitions
are displayed with cell width information as obtained from the
STAR cell width library (STARWIDLIB). The cells composing each
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net in the circuit are also shown. At the end of the section, the
result of a cross-check between the various lists is given.
The data entry step output for the cell type and net lists
of the example application is shown in Figure
	 ;t.
(2) Clustering Step. For each cell (cell number <1000) or
cluster (cell cumber >1000) to be combined, the cell number, width
and number of nets is shown. The statistics for each candidate
for combination and the effect of combination on the total chip
metal are calculated and displayed in tabular format. The combined
cells and resultant cluster are then shown along with the cluster
width and nets absorbed by combination. The information printed
' ifor a typical combination is shown in Figure 2.21.
	
•,,	 Following clustering of all cells, a summary of cell. combination
is printed as shown in Figure 2.22.
(3) Linar Ordering Step. The generated linear cell order
t-
is shown in 15(I4) format. The output for the. example application
e:
	
j	 is shown in Figure 2.23.
(4) Wirecross Step. The linear order is displayed vertically
	
	 1
i
with both forward (FWID) and reverse (RWID) cumulative cell widths
shown. Each circuit net is shown to the right of the linear order
with conr.::ctions to a cell indicated by
The wirecro:ls output for the ^_xample circuit is shown in
Figure 2 .24 .
(5) Placement Step. At the beginning of the placement step,
STAR-PLACE forms the requested number of folding solutions. The
highest rated IMPROVE of these are selected and ratings are shown.
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OF P00^ ^ i
C
NAn, EXAMPLE
C
FIND, 50
C
IMPROVE, 5
C
NEIGHSORHOOD,1,.5
C
STAR SIZE	 8 24
C
GATES TO PATTERNS
CELL
	
1 TYPE 1910 WIDTH 13
U CELL	 2 TYPE 1910 WIDTH 13
' CELL	 3 TYPE 1910 WIDTH 13
CELL
	
4 TYPE 1310 WIDTH 2
CELL
	
5 TYPE 1620 WIDTH 4
PAD	 6 TYPE 9200
PAD	 7 TYPE 9200
PAD	 8 TYPE 9200
j_ PAL	 9 TYPE 9210
r PAD	 10 TYPE 9210 +
C
j
NETS y
NET LISTS'
NET	 10	 6 1	 2	 3
NET	 20	 5 4	 1
' NET	 30	 4 1
NET	 40	 7 5
NET	 50	 8 5
NET	 60	 1 2
NET	 70	 1 2
NET	 80	 2 3
NET	 90	 2 3
NET 100	 3 9
NET 110	 3 10
END OF INPUT DATA
DATA CROSS-CHECK INITIATED
DATA CROSS-CHECK COMPLETED
I
_ Figure 3.20.Data Entry Step Output
j
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OF POOR QUALITY
CHIP AREA= 45 TOTAL METAL = 54. CHIP DENSITY = 1.2
CELL TO BE COMBINED = 6 WIDTH = 0 # NETS - 2
#################o###########tr#a########################rr####:r##########
DELTA METAL
	
CAND. VIDTH	 CAND. NETS	 NETS IF COMB. CANDIDATE
3.6056	 13	 5	 5	 3
D3= 1.7 D1= .0 D2= 1.4 DT= 1.3 NEW METAL = + 4. Al= 0 A2 = 13
CELL 1001 REPLACES	 6 &
	
3	 WIDTH - 13
NET	 10 ABSORBED
Figure 2.21.Output Shown For Single Cluster
Formation From Cluster File
CELL	 COMPOSED OF CELLS
1001- 6 3 0
1002- 7 5 0
1003- 8 7 5 0
1004- 9 6 3 0
1005- 10 9 6 3	 0
1006- 4 1 0
1007- 8 4 7 1	 5	 0
1008- 10 2 9 6	 3	 0
1009- 8 10 4 7	 2	 9	 1	 5	 6	 3	 0
NORMAL CLUSTERING STEP TERMINATION
Figure 2.22.Clustering Step Summary Output
A
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OF POOR QUA
LINEAR ORDER
8	 7	 5	 4	 1	 2	 6	 3	 9	 10
Figure 2 . 2 3-Linear Ordering Step Output
NO CONNECTION
MD RWID CELL
O 45 CONNECTION
G 45 B -50
0 45 7 50	 -40
4 41 5 -50	 -40 -20
6 39 4 -30 -20
19 26 1 -30	 -10 -20 -60 -70
32 13 2 -80	 -10 -90 -60 -70
32 13 6 80	 -10 90
45 0 3 -80	 -10 -90 -100 -110
45 0 9 -100 110
45 0 10 -110
DATA TRANSFER FILE CONSTRUCTED
NORMAL CAPSTAR PART 2A TERMINATION
RUN PART 2B TO CONTINUE
Figure 2.24. Wirecross Output
}	 8
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s
Start and end of placement improvement are noted and the rating data
for the highest rated improved placement is shown.
	 The format of this
output is shown in Figure 2.25.
In this output, "QUALITY" is the estimated fraction of all
I
layouts of the circuit with ratings lower than the placement of
interast.	 Horizontal and vertical ratings reflect the predicted
fraction of the available channel area wht_h will be used in
I
placement routing.
	 Pads are not included in the placement at this
step, so statistics do not reflect pad placement.
After printing of result placement rating information, a
pictorial representation of the cell layout is shown.
	 This output
for the example circuit is shown in Figure 2.26.
In this output, cell boundaries are shown as "#" and transistor
J
boundaries as ":".	 Cell numbers are read vertically and occur to
the left of the dashes.
	 Numbers to the right of the dashes indicate
t'
nets which are incident to the cell. 	 Transistors completely
surrounded by ft's are not used for cell placement.
i
Following placement depiction, the (row, column) positions
assigned to circuit pads are shown. 	 The position of each cell,
r
pad, and group of unused transistors (A group of XXX unused
transistors is denoted by 999XXX) is then shown in actual STAR
grid coordinates.
	 Finally, the set of barriers constructed to
prevent router usage of unused pad positions is shown.	 This
section of the output, as shown in Figure 2.17, is the same as
some of the data in the file Placeout, as shown in Figure 2.19
v.
67
A
ORIGINAL PAIN. Eo
OF POOR QUALITY
DATA TRANSFER COMPLETED'
51 SOLUTIONS FOUND IN 51	 TRIES
5	 BEST SELECTED
NUMBER	 RATING*10**6 QUALITY*10**6
'	
01
1	 784023 923313
36	 780422 872544
8	 778341 834318
6	 775439 769833
5	 774765 753064
PLACEMENT IMPROVEMENT INITIATED
PLACEMENT IMPROVEMENT COMPLETED
PLACEMENT NUMBER 36
NET 10 STRAIGHT
NET 20 STR^,TGHT
iNET 30 STRAIGHT
NET 60 STRAIGHT
NET 70 STRAIGHT
NET 80 STRAIGHT
NET 90 STRAIGHT
RATINGS
TOTAL	 --- 78.68	 %
1
HORIZONTAL
	 --- 7.49
	 %
VERTICAL
	 --- 5.73
	
%
STRAIGHT NETS --- 100.00
	 %
QUALITY	 -- .93656
Figure2 . 25. Folding Summary and Result Rating Output
Y
j
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6 FROM 69 24 TO 83 24
6 FROM 24 90 TO 38 ,	 90
6 FROM 69
,
90 TO 83 90
6 FROM 84 ,	 90 TO 98 90
6 FROM 22 26 TO 22 40
6 FROM 22 42 TO 22 56
6 FROM 22 74 TO 22 88
6 FROM 101 58 TO 101 ,	 72
6 FROM 101
,
74 TO 101 88
J
i-3
OOF	
3
FF p p QU ALIT'
PAD	 6 PLACED AT	 .0
PAD	 7 PLACED AT	 .0
PAD	 8 PLACED AT 1.5
PAD
	
9 PLACED AT 9.0
PAD 10 PLACED AT	 .0
PLACEM
	
25	 1	 25	 4
	
-41
	 2	 25 999011
	
41	 3	 25 999011
	
-57 999024
	
25
	
57 999024	 25
	
-73 999024	 25
	
73 999024
	
25
	
-89 999024	 25
	
-25	 6	 39
	
-25	 7	 84
	
25	 8	 96
	
89	 9	 39
	
-25	 10	 24
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONTSRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
OUTPUT FILE CONSTRUCTED
NORMAL CAPSTAR TEK41NATION
8.0
23.0
25.0
8.0
3.0
64 999005
	
70	 5	 85
64
64
Figure 2.27. Pad Placement, Grid Coordinate Translation,
and Barrier Construction Output
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5. Program Execution. STAR-PLACE can be executed from either
the Demand modeor the Bat,,-.h mode. For this routine, it may be
advisable to use the Demand mode, because in order to restrict
storage execution requirements and provide operator convenience
the program has been divided into two segments. The first of
these segments implements the data entry, clustering, and linear
ordering functions of the placement procedure, as shown in
Figures 2.19-2.24. The second segment performs the cell and pad
placement tasks and builds the output database, as shown in
Figures 2.25-2.27.
If STAR-PLACE is executed in the Demand mode, the output of
first segment can be viewed or copied to another file before
running the second segment. If STAR-PLACE is executed in the
Batch mode only the output of the second segment is available.
The Demand version, called T:PLACE, facilitates all necessary
}
channel assignments when it is executed. This is done
by typing
!XEQ T:PLACE
The computer will respond with the message
*** XEQ TERMINATED***
The first portion of the program is executed by the command
!LMP1.
which executes a load module. When the computer returns the
message *STOP* 0 o::d a prompt (!), the narrative output file
(LPOUT) in its intermediate form can be viewed or copied, or the
71
next module can be executed. To execute the second segment type
!LMP2.
When execution of this module has terminated all necessary
output files have been constructed.
The Batch version is J:PLACE and is executed by the comma!:d
!BATCH J:?LACE
The computer will respond with a job id and the status of the job,
as explained in a preceding section. All output will be directed
to a line printer and also stored in files.
After execution of the placement program, the user can examine
the final form of the narrative output file (LPOU T_), and compare
each step to the examples shown, in order to check for correct
execution.
As a double-check on the STAR size, the user should check
the WIRECROSS step and compare the cumulative cell width (RWID at
top) to the total available width of the STAR used. If the
cumulative cell width is more than 751' of the total railable
i
width, problems may be encountered in routing later. Therefore 	 lI1the user may wish to run the placement program again, using the
next largest STAR size, if possible.
If the placement program fails to run successfully, the user
can copy the diagnostic files PDO, and PLL for possible clues as
to the reason why. The input file should also be checked for errors.
If the placement program was successful, it's output becomes
the input to the next routine, which is called STAR-COMPILE. To
72
create the STAR-COMPILE input file use the command
!C PLACEOUT OVER INBUF
b. STAR-COMPILE. The STAR-COMPILE program accesses the STAR-
cell library which contains the line segments that describe the device
connections to achieve the cell's logic. The cell library also contains
identifiers associated with each line segment. The identifiers are
used to label inputs, outputs, barriers, and power bus line segments
for line printer display as well as program use. The STAR-COMPILE
program is written in XEROX Basic in order to take advantage of its
unique feature of keyed file access. For this reason, the program
is nontransportable.
For each cell that has been placed, the STAR-COMPILE program
copies the cell library line segments with identifiers (as shown in
Figure 2.8) onto the array at the positions specified by the placement
program. Using the net lists, the line segments identifiers (that
were copied from the cell library) are changed to the identifiers
that describe all line segments associated with the original net.
These identifiers will be used later by the STAR-ROUTE program
which will supply line segments to interconnect all line segments
that have the same identifiers. An example STAR-COMPILE output is
shown in Figure 2.28.
To accomplish its task, the STAR-COMPILE program must have copied
into it, the correct bias for the chosen STAR size. The correct values
have been put into files called BIAS1, BIAS2, and BIAS3. This file
consists of a single line that must be inserted into the source
program.
u.
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The files are shown in Table 2.4 with their corresponding STAR
sizes. Choose the bias file associated with the STAR size used
BIAS FILE STAR SIZE
BIAS1 8,24
BIAS2 16,54
BIAS3 28,94
TABLE 2.4 STAR-COMPILE Bias Files
in the placement program and use the following command to put it
into the STAR-COMPILE routine.
!C biasfile INTO S:STARCOMP
It is extremely important that INTO is used in this command as
it merges the BIAS file into the source program, S:STARCOM:P,
and does not overwrite it.
(1) Program Execution. The compile routine can be executed
from either the Demand mode or the Batch mode, but again the
Batch mode should be used whenever possible. The Batch command
is
!BATCH J:COMP
To execute STAR-COMPILE from the Demand mode the command
IT:COMP
is all that is needed. All output will come back to the screen.
.	
.J
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(2) Compile Output. The narrative output file for the STAR-COMPILE
routine is called LPC. Also, diagnostics if any, are printed to a file
called CDO. Both of these files can be examined. The output used by
subsequent programs is STARAWK. Figure 2.28 is an example of the data
in the STARAWK file and is the format of the data for the STAR-ROUTE
input and output, STAR-PRINT input, and ARTWORK-MANART input.
From the program flowchart (Figure Z.15) it can be seen that, if
desired, the output of the compile program can be used as the input
to the STAR-PRINT display routine for a symbolic printout of the
compile data. This may be helpful to the user, but it is not a
necessary step.
C. STAR-ROUTE. The output file of the compile routine
(STARAWK) is also the input file to STAR-ROUTE, therefore no copy
command is needed.
The STAR-ROUTE program performs the discretionary interconnections
of wiring through the use of net identifiers on available routing
channels of the array. The program will seek the shortest distance	 l5
between the line segments that have the same identifiers, and generate
line segments to complete the net. The generated line segments will
utilize the two levels of metal and WAS (metal interconnects)
available. to cn.-,plete the net as specified. The program will avoid
areas of the array that have been labeled as barriers and will also
perform a short check and open check between the completed nets.
s	 '.	 i
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OF POOR QUALITY
J 1/
=RE NO.
LEVEL ID
SEGMENT NO.
	 END COMPONENTS
DATA TYPE
	
END LEVEL 1
/SCALE FACTOR	 END LEVEL 2
END LK{/EL 3
END :,EVEL 4
END LEVEL 5
0.10000000E+02 	 LINE SET
2008 2048
2008 2064
2032 2000
2032 2016	 X1,Y1
2048 COORDINATES2004	 X29Y2
2048 2060
2032 2024
2032 2048
2072 2004
2072 2060
2096 2004
2096 2060
2144 20u4
2144 2060
2216 2004
2216 2060
2264 2004
2264 2060
2288 2004
2288 2060
Figure 2.28. Example STAR-COMPILE Output
f
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P001
P001
GNND
GNND
P007
P007
P101
P101
SEGMENT	 P102
IDENTIFIERS	 P102
P101
P101
N010
Nolo
P102
P102
N070
N070
N060
N060
4
4
1
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Like the STAR-PLACE routine, STAR-ROUTE is also written in the
FORTRAN-IV programming language.
The route program has a control input file associated with each
of the STAR sizes. These are shown in Table 2.5-'.
CONTROL
FILE
STAR SIZE
D:C1N1 8,24
D:C1N2 I	 15,54
D:C1N3 28,54
TABLE 2.5 STAR-ROUTE Control Files
The us=r should choose the control file corresponding to the
STAR size used. The following command can then be used to update
the parameter file used by the STAR-ROUTE program.
!C control file OVER D:CIN
If the user has a data set for which it is desired to perform
short distance routing befofe longer routing, the multipass capa-
' .lity of the STAR Router should be used. To activate multipass,
the user must edit t`.e control input file (D:CIN), to add the
necesGary,information.
It should be. noted, however, that this feature is not usually
helpful.. If the user desires to use multipass routing, more infor-
mation can be found in the "STAR Router User's Guide" NASA
[71
Contractor Report 161213.
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WSTAR-ROUTE should always be run from the Batch mode, because
oftae required memory size. Therefore, use the command
!BATCH J:ROTM
to execute the route program.
!1) Router Output. During execution, router progress messages
and error messages will be written to file RLP. The run time
messages and progress messages are shown in Table 2.6. If the
Demand mode were used, these messages will also be returned to the
screen. Program diagnostic messages, if any, and accounting
information are-output to files RDO, RLL ; and RLO.
After execution of STAR-ROUTE, the user should copy the file
RLP and either find which i0 unit the PR2D output file (routed
F
output) is on or, if routing was unsuccessful, determine why from
E	 '
the error, messages. I/O unit 11 corresponds to file F:ll and
I`
G.	 I/O unit 10 is file STARATTKRT.
r
The output of the Route routine will be composed of data
from the STAR-COMPILE program plus line segment data generated to
comol.ete all nets. Therefore, the file will resemble the
STARAWIC file,. except it will be larger.
d. STAR-PRINT. The STAR-PRINT routines produce a symbolic
c
r
layout of the STAR design. 11e input to the programs can either
be the output of STAR-COMPILE or the output of STAR-ROUTE. In
either case, the desired file should be copied over the input file
(S:IN) of STAR-PRINT by using the command
79
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The following messages may appear on the run printout. Their
meaning is described at right.
ROUTE FAILURE ON NODE XXXX
Meaning
Bad or missing cards were found
in the control input file.
The product of the X and Y grid
dimensions exceeds 160,000.
Input. file scan did not find the
end of Level S in the file.
Coordinates were found in the input
file which exceed the specified
grid dimensions.
The maximum space allocated for
processing input data has been
overflowed. Input file is too large.
Nonorthogonal data has been found,
but the segment will be processed as
a Y-axis segment.
A fatal overflow of available work
space has occurred
Fatal overflow of node data storage
area.
Fanout from a home segment is
completely block. Routing continues
with the next net.
This message accompanies the previous
one. If it occurs singly, an unexplained
failure to complete a route has occurred.
Error Messages
ERROR OR END-OF-FILE WHILE
READING CONTROL INPUT
MAXIMUM GRID SIZE EXCEEDED
PREMATURE END-OF-FILE HIT ON
PR2D INPUT
GRID DIMENSIONS EXCEEDED
ICI RIDP
CORE LIMITS FXCEEDED WHILLE
PROCESSING P,,2D INPUT
NON-ORTHOGONAL fEGMENT FOUND
IN NODE XXXX.
STACK OVERFLOW IN XXXXX
MAXIMUM NODE SIZE EXCEEDED
IN XXXXX
FANOUT FAILURE ON NODE XXXX
}
A
The following progress messages will normall y be printed out in sequence.
..PROCESSING INPUT DATA
..BUILDING AUXILIARY INPUT FILE
..ROUTING PROCESS INITIATED
FINP_L AUXILIARY FILE IS ON I/O UNIT XX.
PR2D OUTPUT FILE IS ON I/O UNIT XX.
..ROUTINE COMPLETE
••BUILDIP?G PR2D OUTPUT FILE
TABLE 2.6. Run Time Messages
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The STAR-PRINT routines consist of programs STARSCROL and
STARDISP, which produce scrolls of line printer paper that are
joined to form a mosaic of the STAR layout, which is a symbolic
printout of the interconnection data. Like the compile routine,
both of these programs cre written in XEROX Basic. Therefore
t,.ey are not readily transportable.
The display produced by STAR-PRINT details the array grid
structure, the power bus structure, input/output and power pads,
device gate positions, first metal line segments, VIAS, second
metal line segments, and all net and pin identifiers. Therefore
the basic instructions given previously still apply in reading
the mosaic.
. Before executing the STAR-PRINT routines, the width of the
output device should be known in order to set the correct scroll
size. The file which does this is called STA.RPAR. Several files
have already been set up for commonly used output devices and the
smallest STAR. These are shown in 'fable 2.7.
FILE
OUTPUT
DEVICE
132 COLUMN
STARPARI
LINE PRINTER
STARPAR2 SILENT 700
STARPAP.3 80 COLUMN
CRT
TABLE 2.7. STAR-PRINT Scroll Size Files
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If one of these files will not satisfy the user's need,
another file can easily be created to better suit the STAR size
chosen and the output device.
The format of the STARM file is
x y width length
where x and y are the grid points of tae upper left corner of the
scroll, width is the width of the scroll determined by the width of
the output device, and length is the length of the scroll determined
by the size of the STAR chosen. The length of the scrolls for the
three STARs are: 100 for the smallest, 165 for the medium, and 260
for the largest.
For the first line of the file, x and y will both be 16. The
width and length are user determined. Then on the second line, x
is the value of x from the first line plus the width. The value
of y will always be 16, and the width and length will remain
constant. On the third line the value of x is the sum of the
second x and the width,.and so on. An example is shown in
Figure 2,29.
16 16 62 260
78 16 62 260
140 16 62 260
202 16 62 260
164 16 62 260
Figure 2.29 STARPAR Example
This file can be created using the BUILD command described
earlier in this chapter, or one of the existing files can be
updated wlth the EDITOR.
81.
t=	 I
`-	 J
The desired width file should be copied over the existing
width file with the command
1C file OVER STARPAR
The STAR-PRINT routine can now be executed by either
1BATCH J:PRINT
for the Batch mode, or
1T:PRINT
for the Demand mode. Once again it is better to use the Batch
mode.
(1) Program Output. The output of STAR-PRINT, as described
earlier, is the STAR mosaic and is contained in file STAROUT.
Figure 2.30 shows part of d mosaic created by the STAR-PRINT
routine. Filet LPSD and SDDO are used for diagnostic output,
if any,
If after reviewing the symbolic output generated by STAR-PRINT,
the user determines that the layout is correct, the mask data can
be generated. If the routed output is not satisfactory, the user
may choose n
a) make manual net mk, difications in the STAR-COMPILE output and
resubmit to the STAR-ROUT':: p ogram,
b) edit the output of STAR-PLACE anc manually rearrange the
placement of the cells, or
c) repeat the entire design cycle beginning with the STAR-
PLACE program, using the linear order option.
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Figure 2.30 Example STAR—PRINT Output (Mosaic)
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option requires a good understanding of the STAR-
COMPILE and STAR-ROUTE outputs and is probably the hardest of the
three. The second choice requires a knowledge of the format of the
STAR-PLACE output file, which is described in the section on STAR-
PLACE under Placement Output, with an example in Figure 2.19. The
user would also have to know a more logical placement of the cells.
The third method is probably the easiest, although it also requires
knowing a more logical cell order, and still may not produce
desirable results.
e. ARTWORK-MANART. The output from the STAR-ROUTE program
is used as the input for the ARTWORK-MANART artwork generation program,
which creates the mask data for the first metal layer mask, the
VIA mask, and the second metal layer mask. These three masks are
used to convert the STAR understructure ir^o the user's circuit.
Information on how to use the ARTWORK-MANART program can be found
in NASA Contractor Report 150782.
E. PERIPHERY STRUCTURE
The STAR periphery circuitry consist of multiple use pad cells that
can be converted into input, output, and power pads, along with the STAR
power structure. All examples will be in CMOS bulk metal-gate.
1. Pad Cells. The pad cells consist of side input pads; top/bottom
input pads, side output pads, top/bottom output pads, side dummy pads, top/
84
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bottom output pads, side dummy pads, top/bottom dummy pads, a ground pad,
and a VDD pad. The dummy pads are merely unused input/output pads. The
small STAR has 16 pads, the medium STAR has 35 pads, and the large STAR has
64 pads. Of these pads, two are allocated for use as power pads: V DD and
ground.
On the STAR symbolic display, all of these pads are represented by
a string of symbols for top layer metal (IIIII). These are located around
the outer edges of the array.
a. Input Pads. In the STAR input file, input pads are type 9200.
For input pads placed by the STAR-PLACE program at the top or bottom of the
STAR, the type numbers are unchanged, however, for input pads placed at
the sides of the STAR, the type number is changed to 9100.
Each input pad has protective circuitry associated with it as
shown in Figure 2.31 to protect the device against burnout resulting
from accumulation of static charge on package terminals. Figure 2.31
illustrates the schematic of the input pae as well as the actual layout.,
b. Output Pads. The output pa^j are entered in the input file
as type 9210. If. they are placed at the top o: bottom of the array, the
type numbers are not changed. For an output pad placed at the left, the
type number is changed to 9110. For output pads placed at the right,
the number is .:hanged to 9120.
An ot•tput pad is shown in Figure 2.32 and from the layout it
can be seen how the input circuitry is bypaesed when the pad is defined
as an output. Metal is used to short out the diffused resistor.
c. Ground Pad. The leftmost pad on the bottom of the STAR
array is designated as the ground pad, and it does not have a type number,
nor does it have to be assigned in the input file.
85
N
H
1
AFigure2.31(b). Metal Gate Input Pad Layout
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d. VDD Pad. The rightmost pad on the top of the STAR is
designated as the VDD power pad. It does not have a type number, nor
does it need to be assigned in the input file.
2. STAR Power Structure. The STAR is surrounded and interlaced
by a power structure consisting of ground and VDD , and connected to
their respective pads. Figure 2.33 illustrates the STAR power structure
as represented by the STAR symbolic output, as explained previously.
The pad locations for the small STAR are also shown. Although 18 pad
locations are shown, only 16 are available for use. The center pads
on the top and bottom of the STAR are used for testing purposes. This
is tr.ie for all three STAR sizes.
As illustrated in Figure 2.33^he ho= •itontal parts of the
power structures are top layer metal, while the vertical portions of
the structure consist of bottom layer metal.
All of the pacts are implemented in top layer metal except 	 ,
the I/O interconnection pads (in the center) which consist of both
layers of metal.
More detailed pictures of the three arrays are shown in
Figures 2.4-2.6, with the pads being clearly visible. 'i1` I
F. PAD LOCATIONS
Since the STAR is based on a grid system Tables 2.8-2 10 show the
x and Y locations of the pads for the three STAR structures as assigned
by the STAR-PLACE program. The STAR grid system, however, begins
at the point 16, 16 to allow the symbolic display of output pads • on
the top and lift side of the array. The pad assignments are then
output to the file PLACEOUT, whe;:,a they can be viewed or modified if
'	 necessary. An example PLACEOUT file is shown in Figure 2•.19.
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The tables also contain the type numbers which are aosigned to
the pads by the STAR-PLACE program accotling to their location and
function.
The minus sign in front of the y value (-25) of the top pads
indicates that the pad is located above the ground power structure.
]. Modifying Pad Locations. If the user is not satisfied with
the computer generated placement of the cells and pads, the STAR-PLACE
output file, PLACEOUT, can be modified as explained earlier.
If the pad locations are to be changed, the type numbers may also
have to be changed. This can be verified from the tables. The
following example illustrates a modification of the pad locations and
types in the PLACEOUT file.
From Figure 2.34it can be seen that cells 6-8 are input pads with
cells 6 and 7 placed at the top of the STAR and cell 8 placed on the
right side. Cell 9 is an output pad placed at the bottom and cell 10
is an output pad placed at the top of the STAR.
The user would rather have all input pads on the top and all
output pads on the bottom, so the locations of cells 8 and 10 must
be changed. The type number of cell 8 must also be changed. The
corresponding modifications are shown in Figure 2.35 emphasized by
underlining.
Cell 8 has been changed to a type 9200 at location 24,-25.
Cell 10 has been changed to location 24, 89.
The rest of the STAR programs can now be executed to provide
routing.
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TITLE EXAMPLE
ORIGINAL PAGE f$
OF POOR QUALITY
384 TRANSISTOR STAR	 16 PADS
TYPE NUMBER IN PLACEOUT. FILE
INPUT OUTPUTLOCATION x y
TOP 24 -25 9200 9210
39 -25 9200 9210
69 -25 9200 9210
84 -25 VDD vDD
LEFT SIDE 17 25 9100 9110
17 41 9100 9110
17 57 9100 9110
17 73 9100 9110
BOTTOM 24 89 GND GND
39 89 9200 9210
69 89 9200 9210
89 89 9200 9210
RIGHT SIDE 96 25 9100 9120
96 41 9100 9120
96 57 9100 9120
96 73 9100 9120
All
TABLE 2.8 PAD LOrATIONS AND TYPES FOR SMALL STAR
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ORIGINAL PAGIE B
OF POOR QUALITY,
1728 TRANSISTOR STAR 	 36 PADS
TYPE NUMBER TN PLACEOUT FILE
INPUT OUTPUTLOCATION x y
TOP 24
-25 9200 9210
39
-•25 9200 9210
54
-25 9200 9210
69
-25 9200 9210
84 -25 9200 9210
114
-25 9200 9210
129
-25 9200 9210
I 144 -25 9200 9210159
-25 9200 9210
174 -25 %'DD vDrj
LEFT SIDE 17 25 9100 9110
17 41 9100 9110
17 57 9100 9110
17 73 9100 9110
17 89 91.00 9110
17 105 910i` 9110
17 121 9100 9110
17 137 9100 9110
PAD LOCATIONS AND TYPES FOR MEDIUM STAR
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ORIGINAL PA N1 49
OF POOR QUALITY
1728 TRANSISTOR STAR 	 36 PADS
TYPE NUMBER IN PLACEOUT FILE
INPUT OUTPUTLOCATION y
BOTTOM 24 153 GND GND
39 153 9200 9210
54 153 9200 9210
69 153 9200 9210
84 153 9200 9210
114 153 9200 9210
129 153 9200 9210
144 153 9200 9210
159 153 9200 9210
174 153 9200 9210
RIGHT SIDE 186 25 9100 9120
186 41 9100 9120
186 57 9100 9120
186 73 9100 9120
186 89 9100 9120
186 105 9100 9120
186 121 9100 9120
1,96 137 9100 9120
i
I
TABLE 2.9 (Continued). PAD LOCATIONS AND TYPES FOR MEDIUM STAR
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5264 TRANSISTOR STAR
LOCATION
TOP
x
24
39
54
69
84
99
114
129
144
179
189
204
219
234
249
264
279
294
Y
-25
-25
-25
-25
-25
-25
-25
-25
-25
-25
-25
-25
-25
—25
—25
—25
—25
—25
64 PADS
TYPE NUMBER IN P
INPUT
9200
9200
9200
9200
9200
9200
9200
9200
9200
9200
9200
9200
9200
9200
9200
9200
9200
'DD
OUTPUT
9210
9210
9210
9200
9210
9210
9210
9210
9210
9210
9210
9210
9210
9210
9210
9210
9210
'DD
^y	 Hsu ..r
AND TYPES FOR LARGE STAR
vn
ORIGINAL F 0. [s
OF POOR QUALlrf
5264 TRANSISTOR STAR 	 64 PADS
TYPE NUMBER IN PLACEOUT FILE
LOCATION
	
x	 y	 INPUT	 OUTPUT
BOTTOM
129 249 9200 9210
144 249 9200 9210
174 249 9200 9210
189 249 9200 9210
204 249 9200 9210
219 249 9200 9210
234 249 9200 9210
249 249 9200 9210
264 249 9200 9210
279 249 9200 9210
294 249 9200 9210
RIGHT 306 25 9100 9120
SIDE
306 41 9100 9120
306 57 9100 9120
306 73 91Q0 9120
306 89 9100 9120
306 105 9100 9120
306 121 9100 9120
306 137 9100 9120
306 153 9100 9120
TABLE 2.10(Continued). PAD LOCATIONS AND TYPES FOR LARGE STAR
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5264 TRANSISTOR STAR
	 64 PADS
TYPE NUMBER IN PLACEOUT FILE
LOCATION x y INPUT OUTPUT
LEFT_ SIDE 17 25 9100 9110
17 41 9100 9110
17 57 9100 9110
17 73 9100 9110
17 89 9100 9110
17 105 9100 9110
17 121 9100 9110
17 137 9100 9110
17 153 9100 9110
17 169 9100 9110
17 185 9100 9110
17 201 9100 9110
17 217 9100 9110
17 233 9100 9110
BOTTOM 24 249 GND GND
39 249 9200 9210
54 249 9200 9210
69 249 9200 9210
84 249 9200 9210
99 249 9200 9210
114 249 9200 9210
TABLE 2.10 (Continued). PAD LOCATIONS AND TYPES FOR LARGE STAR
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ORIGINAL "'.1 ' a -  10
OF POOR QULITY
fOR STAR	 64 PADS
TYPE NUMBER IN PLACEOUT FILE
INPUT OUTPUTy
169 9100 9120
185 9100 9120
201 9!00 9120
217 9100 9120
233 9100 9120
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CHAPTER 3, RADIATION-HARD TRANSISTOR ARRAY
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A. INTRODUCTION
A radiatiun-hardened transistor array based on the Sandia silicon
gate CMOS process was developed for NASA's Standard Transistor ARray
(STAR) design system. The Sandia process, is a p-well bulk CMOS process
with the p-well surrounded by a p+ guarriring diffusion. By extending
the polysilicon gate sad the thin oxide underneath, into this p+
guarriring diffusion, any parasitic n-channel field channels are con-
trolled. This guardring also serves to minimize the latch -up tendency
created by the taterai pnp transistor in a high radiation environment[81.
Standard cells developed by Sandia using this process have
demonsttrat ,ed a total dose radiation hardness of mid 105 rads (Si),
a transient upset level of 6x10 8 rads /sec., and an absence of latch-up
at 2x109 rad /sec. 191 This process should therefore provide integrated
circuits that perform reliably in space or other radiation environments.
In addition to providing radiation hardness, the silicon gate
process provides other very distinct advantages. Because polysilicon,
in contrast to aluminum, can withstand high temperature processing
steps, it can be applied and patterned before the source and drain
diffusion steps. The diffusions are then self -aligned to the gate
structure and the overlap of the gate over source and drain regions is
then only the amount of the lateral diffusion. Since much of the high-
temperature processing occurs prior to the n+ and p+ 2mplant steps, the
^;,i.^`R
u ka ,5	 ^	 .
diffusion depths can be minimal. Therefore a significant increase in
switching speed is obtained due to a substantial decrease in the
parasitic capacitances from gate to drain and source.
Even without a reduction in geometry, the silicon gate process
provides an increase in circuit performance over metal gate. However,
it does lend itself well to scaling. Since the junction depths can
be much more shallow in silicon gate processing, the gate lengths can
be made much shorter without punch through. This would provide an
even greater increase in switching speeds.
B. PROCESS DESCRIPTION
The flow for the Sandia silicon gate CMOS process is given in
Table 3.1. The basic process, as obtained from Sandia, was modified by
steps 8, 9,and 10, which represent the possible additional steps
required for double-layer metal interconnections. The array will be
preprocessed up to step 7, and custom masks generated for the remaining
steps to realize a particular circuit design. A brief explanation of
the processing as outlined by Gibbon l91
 is giver. below.
0
An oxide layer of about 4000A is thermally grown on an n-tyre
silicon wafer of <100>
 orientation. Masking and etching define the
p-well which is implanted with boron and driven in to 6-7 microns. The
p+
 guardband, which encircles the p-well, is patterned and cut, and then
diffused to a depth of about 2 microns with a diborane source.
All the oxide is then stripped away and a phosphous implant is
used to raise the field oxide thresholds in the p-channel regions
above the maximum 14 volt operating voltage. A thermal oxide layer is
h
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SANDIA PROCESS OUTLINE
WITH MODIFICATIONS FOR DOUBLE LAYER METAL INTERCONNECTIONS
/90 MIN DRY/STEAM OXIDE , 11000C
STEP 1:	 P-WELL PHOTOLITHOGRAPHY
15 MIN DRY OXIDE, 1100°C
P-WELL IMPLANT, 2x1013 / cm 2 , BORON, 60 KEV
ETCH 4 MIN
8 HR DRIVE, 1200°C, 4 HR 0 2 , 4 HR N2
STEP 2:	 P+ GUARDBAND PHOTOLITHOGRAPHY
P+ PREDEP, 105V C, 25 MIN
BORON GLASS CRACK, 900 ° C, 12 MIN
30 MIN DRY OXIDE, 1000°C
ETCH HYDROPHOBIC
STEAM OXIDE, 850°C, 30 MIN
VTH ADJUST, 2.5x10" /cm2 , PHOSPHORUS
15/60 MIN, DRY /STEAM OXIDE, 1000°C
DEPOSIT 5.5 KA CVD OXIDE
STEP 3: GATE OXIDE REGION PHOTOLITHOGRAPHY
90 MIN DRY OXIDATION, 60001, 750°C
ETCH WAFER BACKS HYDROPHOBIC
900°C, PH 3 SOURCE, POLYSILICON DOPING, 60 MIN
STEP 4:
	
POLYSILICON, PLASMA ETCHED
30 MIN, STEAM OXIDE. 85nOr
ALUMINUM DEPOSITION, 10KA, 200°C SUBSTRATE
x^
4,a
" I
STEP 5:
	
N+ IMPLANT MASK PHOTOLITHOGRAPHY
N+ IMPLANT, 5x10 15 /cm 2 , "HOSPHORUS, 150 KEV
N+ IMPLANT, 1x1015 /Cm 2 , PHOSPHORUS, 25 KEV
ETCH ALUMINUM
30 MIN DRY OXIDE, 600°C
Table 3.1. Silicon Gate Process Outline
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ORIGMAL
OF POOR QUALITY
	MASK STEP 6:	 P+ IMPLANT PHOTOLITHOGRAPHY
P+ IMPLANT, 1x10 15 / cm 2 , BORON, 60 KFV
30 MIN STEAM OXIDE, 850°C
DEPCSIT FIRST DIELECTRIC LAYER, 6KA, 950°C
	
MASK STEP 7:
	
CONTACT WINDOW PHOTOLITHOGRAPHY
DEPOSIT 10KA ALUMINUM - 1% SILICO N , 200°C
	
MASK STEP 8:	 FIRST METAL PHOTOLITHOGRAPHY
DEPOSIT SECOND DIELECTRIC LAYER, 6KA, 950°C
	
MASK STEP 9:	 VIA WINDOW PHOTOLITHOGRAPHY
DEPOSIT 10KA ALUMINUM - 1% SILICON, 200°C
	
STEP 10:	 SECOND METAL PHOTOLITHOGRAPHY
30 MIN SINTER, 450`C	 G
P-GLASS CAP DEPOSITION, 8KA
	
STEP 11:	 PAD OPENING PHOTOLITHOGRAPHY
Table 3 . 1 (Continued). Silicon Gate Process Outline
grown and an oxide is chemically vapor deposited (CVD) to produce
a total field oxide thickness of 8500 A.
The gate oxide regions are defined and etched and then oxidized
to a thickness of 570 A. Polycrystalline silicon is immediately
deposited, duped in a phosphine furnace and patterned in a plasma
etcher.
Phosphorus is implanted to form the source and drain region of
the n-channel device. The p regions are formed by a boron implant.
The first high-temperature CVD dielectric is then deposited to
activate and diffuse the sources and drains. Contact windows are then
defined and c.,t and the first layer of interconnect metal deposited.
102
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me rirsr custom mask patterns this first layer of metal, and
the second high-temperature CVD oxide is deposited. VIA windows are
defined by the second custom mask and etched. The second layer of
Interconnect reta7, is deposited, and the third custom mask is applied
to pattern this metal. Following a 450 °C sinter, a p-glass passivation
layer is deposited and the final mask is used to create openings t.•
the bonding pads.
C. DESIGN RULES
The design rules used for the array design are given in Table 3.2.
These rules were developed by Sandia in metric units (microns), and
were converted to English units (mils) for compatibility with NASA's
maskmaking facility. For convenience, dimensions in both units are
Shown on the table.
Some features of the design rules include a 0.2 mil (5.08 micron)
minimum feature size and a 0.075 mil (1.905 micron) minimum alignment
tolerance.
One of the design rules, 10.10.7, the minimum Vss and VPs bus
width, was violated in the silicon gate array design. The rule requires
a 0.6 mil metal line width, while the STAR system only provides for 0.5
mil metal. Therefore this rule could not be adhered to without
redesigning the STAR system.
The numbers associated with each of the design rules indicate the
layer to layer relationship of the rule. The first of the three numbers
corresponds to the current layer, while the second number determines the
layer to which the rule is related. The third number indicates the
9
ii
occurance of rules which are related to a common layer.
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MASK
	
DESCRIPTION
	
LAYER 1:
	
P-WELL
	
1.1.1	 MINIMUM WIDTH
	
1.1.2	 MINIMUM SPACE
ER 2: P+ GUARD-BAND
2.2.1 MINIMUM WIDTH
2.2.2 MINIMUM SPACE
2.2.3 MIYFIMUM WIDTH AROUND WELL
2.1.1 INSIDE EDGE OF GUARD BAND
OVERLAP TO OUTSIDE OF P-WELL
ER 3: THICK OXIDE (ALIGNED TO P+ GUARD-BAND)
3.3.1 MINIMUM THICK OXIDE WIDTH
3.3.2 MINIMUM THIN OXIDE SPACE
3.3.3 MINIMUM SPACE (P+ TO P+)
3.2.1 MINIMUM THIN OXIDE OVERLAP
OF .;rt_°..LD BAND EDGE
3.2.2 MINIMUM THICK OXIDE TO
GUARD BAND WHEN USED TO
DEFINE N+
3.2.3 MINIMUM THICK OXIDE TO
GUARD BAND WHEN USED TO
DEFINE P+ DRAIN
3.2.4 SAME AS 3.2.3 EXCEPT
P+ SOURCE
3.1.1 MINIMUM THICK OXIDE TO
P-WELL WHEN USED TO
DEFINE P+ DRAIN
3.1.2 SAME AS 3.1.1 EXCEPT
P+ SOURCE
3.3.3 MINIMUM THIN OXIDE TO
SCRIBE LINE
NASA	 SANDIA
(MILS)	 (MICRON
.2	 5
1.0	 25
.2 5
.6 15
.3 7
0 0
.3 7
.3 8
.5 12
.2 5
.325	 8
.65 17
.5 13
.85 21
.675 17
2.0 50
Table 3.2. NASA Design Rules For Sandia Process
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BASK DESCRIPTION
NASA
(MILS)
SANDIA
(MICRONS)
LAYER 4: POLY SILICON (ALIGNED TO THICK OXIDE)
4.4.1 MINIMUM LINE .25 6
4.4.2 MINIMUM SPACE .25 6
4.4.2 MINIMUM PMOS GATE LENGTH .25 5
4.4.3 MINIMUM NMOS GATE LENGTH .2 8
4.3.1 MINIMUM POLY TO THICK
OXIDE .075 1
4.2.1 MINIMUM POLY TO GUAIG BA10
WHEN POLY DEFINES N+ .35 9
4.2.2 SAME AS 4.2.1 EXCEPT POLY
DEFINES P+ DRAIN .7 18
4.2.3 SAME AS 4.2.2 EXCEPT POLY
DEFINES P+ SOURCE .6 14
4.3.2 MINIMUM POLY GATE OVERLAP
OF THICK OXIDE .2 5
4.2.4 MINIMUM POLY OVERLAP OF
GUARD RING .25 6
4.1.1 MINIMUM POLY TO P-WELL WHEN
POLY DEFINES P+ DRAIN .9 22
4.1.2 SAME AS 4.1.1 EXCEPT POLY
IDEFINES P+ SOURCE .7 18
LAYER 5:	 N+ IMPLANT (ALIGNED TO THICK OXIDE)
	
5.5.1	 MINIMUM WIDTH	 .2
	
5.5.2	 MINIMUM SPACE	 .2
	
5.2.1	 MINIMUM N+ T1 P+ GUARD 	 .4
P+ IMPLANT (ALIGNED TO THICK OXIDE)
MINIMUM WIDTH .2
MINIMUM SPACE .5
MINIMUM P+ DRAIN TO
P+ GUARD .75
MINIMUM P+ SOURCE TO
P+ GUARD @ VDD .6
MINIMUM P+ DRAIN TO
P+ GUARD @ VDD .6
MINIMUM P+ TO THICK OXIDE
WHICH DEFINES P+ .2
MINIMUM P+ TO P-WELL .9
MINIMUM P+ TO P-WELL
@ VDD .75
MINIMUM P+ OVERLAP OF
N+ FOR SHORTING .05
2 (Continued). NASA Design Rules For Sandia Process
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LAYER 6:
6.6.1
6.6.2
6.2.1
6.2.2
2.3
3.1
1.1
1.2
5.1
5
6
10
5
12
19
15
15
5
23
19
1
I j
)b'^F
1ORICA 
AL UALfi'dOF. POOR Q
WASK DESCRIPTION
NASA
MILS
SANDIA
MICRONS
LAYER 7: CONTACT (ALIGNED TO THICK OXIDE)
7.7.1 MINIMUM CONTACT .3 x .3 6 x 6
7.3.1 MINIMUM CONTACT INSIDE
THICK OXIDE DIFFUSION .2 11
7.4.1 MINIMUM CONTACT INSIDE
POLY TO EDGE
.15 4
7.4.2 MINIMUM CONTACT OUTSIDE
POLY TO EDGE .2
7.5.1 MINIMUM CONTACT INSIDE
N+ DIFFUSION .2 5
7.6.1 MINIMUM CONTACT INSIDE
P+ DIFFUSION
.2 5
7.3.1 MINIMUM CONTACT FROM
OXIDE STEP .2 5
7.7.2 MINIMUM CONTACT FOR SHORT-
ING OVERLAP DIFFUSIONS '
.3 6
MINIMUM P+ GUARD CONTACT .3 7
LAYER 8: METAL (ALIGNED TO CONTACT)
8.8.1 MINIMUM METAL 14IDTH .5 8
8.8.2 MINIMUM METAL SPACE .3 7
8.7.1 MINIMUM METAL CONTACT
OVERLAP .1 1
8.3.1 MINIMUM METAL T.0 SCRIBE
LINE 2.0 50
LAYER 9: VIA (ALIGNED TO FIRST METAL)
^.9.1 MINIMUM VIA .3 x .3 6 x 6
9.8.1 MINIMUM VIA INSIDE METAL .1 1
I
i
i
j	 if
Table 3.2 (Continued). NASA Design Rules For Sandia Process
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14ASA
	 SANDIA
MASK	 DESCRIPTION	 (MILS)	 (MICRONS)
LAYER 10:	 SECOND METAL (ALIGNED TO VIA)
10.10.1 MINIMUM METAL WIDTH .5 8
10.10.2 MINIMUM METAL SPACE .3 7
10.9.1 MINIMUM METAL OVERLAP
OF VIA .1 1
10.3.1 MINIMUM BONDING PAD TO
THIN OXIDE 1.5 40
10.10.3 MINIMUM BONDING PAD TO
SECOND METAL 1.5 40
10.8.1 MINIMUM BONDING PAD TO
FIRST METAL 1.5 40
10.10.4 MINIMUM UNBUFFERED
PAD SPACING 8.5 220
10.10.5 MINIMUM BUFFERED PAD
TO PAD SPACING 12.5 320
10.10.6 MINIMUM PAD SIZE 4 x 4
10.10.7 MINIMUM VSS S VSS BUS
WIDTH .6 16
10.3.1 MINIMUM METAL TO
SCRIBE LINE 2,0 50
10.11.1 PAD MASK INSIDE METAL PAD .175 4
Table 3.2 (Continued). NASA Design Rules for Sandia Process
As an example, consider rule 3.2.1; the minimum thin oxide overlap
of guard band edge. The number indicates that this rule refers to the
third mask layer, that it is related to the second layer, and that this
is the first occurance of a rule relating the third mask layer to the
second mask layer. Another example is rule 2.2.3; the minimum width of
the p+ guardband around the p—well. This number denotes that the rule
pertains to the second layer and does not relate to any other layer. It
also indicates that it is the third in a group of rules relating to the
same layer.
I
s
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D. ARRAY DESCRIPTION
The array is composed of alternating rows of P and N type devices,
which are surrounded by multi-use pad cells. The array is designed
around a common grid system, which was set at 0.8 mil, the same grid
initially established by NASA for their metal gate CMOS array. The
basic array element is shown in Figure 3.1, superimposed on the 0.8
mil grid structure.
By utilizing the established grid, compatibility with the
existing software for placement and routing was ensured. Therefore
only the first seven masks necessary to create the array, were
required to be designed. These masks are shown in Figures 3.2-3.8.
The initial array has been designed with 384 transistors; 16 rows with
24 transistors each. The metal interconnect lines remain at 0.5 mil
wide, with 0.3 mil spacing and 0.3 mil VIAS. The metal masks are
generated by the output of the routing program which remains unchanged.
Like the previous STAR arrays, the gates of the devices, source
and drain contacts, and interconnection channels are organized with
respect to the grid system to allow efficient local and global routing.
In general, the vertical routing is done in the first layer of metal,
and the horizontal routing is done in the second layer of metal.
Three horizontal routing channels exist between the P and N devices
that are used for local routing or to create logic cells. There are
two horizontal global channels above and below the power buses to
facilitate connection to other logic cells. In the vertical direction,
a global channel exists one grid to the left of each gate. These
possible routing channels are illustrated in Figure 3.9.
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The multiple use pad cells which surround the array can, by
proper placement of wiring segments during routing, be converted into
input, output, or power pads. This array has 16 pads with space for
two additional test pads.
1. Basic Array Element. As was illustrated in Figure 3.1, the
basic array element consists of an n- and p-channel transistor pair.
This element is duplicated in the horizontal direction, and mirrored
about the power bus^?s in the vertical direction.
To compensate for the difference in carrier mobilities, the
p-channel device was designed to be larger than the n-channel device.
Since the electron mobility in an n-channoil transistor is over twice
that of the hole mobility in a p-channel transistor, the p-chann<1
device must have more than twice the area of the n-channel device to
achieve the same ON resistance at the same operating conditions.
The n-channel device was designed with a gate length (L) of 0.2
mils (5.08 microns), and the p-channel device had an L of 0.25 mils
(6.35 microns). The electrical effective channel lengths (k) of the
devices were determined by equation 3.1.
4
(3.1)R = L - 2X2
where L = drawn dimension
XR = lateral diffunion (80% of junction depth)
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The junction depth of the n diffusion was given by Sandia as
.6 ± .1 microns, while the p diffusion junction depth was given as
.5 ± .1 microns. Therefore, the 2 of the n-channel was found to be
0.16 mile (4.12 microns) and the R of the p-channel waa determined to
be 0.22 mils (5.55 microns).
The channel width of the NMOS device was determined to be 3.8
mils (96.52 microns), and the PMOS device has a gate width of 5.75
mils (146.05 microns). It was determined that the corners of gates
would not contribute significantly to the width, therefore half of
the width of each corner was subtracted from the overall width of
the gate.
a. Design rule considerations. By referring to Figure 3.1
and Table 3.2, several key design rule considerations can be illus-
trated. These rules not only apply to processing specifications, but
must also be adhered to in order to ensure radiation-hardness.
Rule 2.2.3 from Table 3.2, states that the minimum
width of the p+
 guardband around the p-well be 0.3 mil, and rule 2.1.1
indicates that the p+
 guardband must abut the p-well. From Figure 3.1
it can be seen that the guardband does touch the p-well and the
minimum width is 0.3 mil.
Some rules which affected the design of the n-channel
device, besides the minimum gate length, are 4.3.2 and 4.2.4. The
former sets the minimum overlap of the thick oxide by the polysilicon
gate at 0.2 mil. This dimension was exceeded by 0.3 mil. The latter
rule states that the other end of the gate must overlap the guardring
by at least 0.25 mil, which it does. The minimum gate lengths, which
were used, are defined by rules 4.4.2 and 4.4.3.
119
R = p k
w
(3.2)
b. Determination of model parameters. Sandia supplied
most of the necessary SPICE2 model parameters, which were derived from
data extracted from silicon gate test chips. Some of the parameters,
however, such as the drain and source resistances of the array devices
had to be determined.
Because of the meandering structure of the gates of the
devices, the determination of the diffusion region resistances pre-
sented special pr6blems. The solution chosen was to treat the tran-
sistors as many smaller transistors in parallel, while the source and
drain areas were treated as matrices of resistors. The source and
drain regions were gridded into squares and the resistance between
any two points was determined by equation 3.2.
where	 p = sheet resistivity of the material
2 = length of square in direction of current flow
w = width of square
Therefore, because R usually equalled w, the resistance
was simply the sheet resistivity, or some multiple or fraction thereof.
This method is illustrated in Figure 3.10.
Computer simulations using SPICE2 were performed to
determine the total current flowing in the paralleled devices. Simu-
lations were then performed on devices of actual size connected as
shown in Figure 3.11. When the current drawn by the actual size
device matched the summed current of the smaller devices, the proper
resistance was determined.
i
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IFigure 3.10. Gridding Method for determining current
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Figure 3.11. Connection for determining diffusion
area resistances
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source and drain resistances of the NMOS device
were determined to be 25.5 ohms and 22 ohms, respectively. This is
in line with the given n+ sheet resistivity of 20 ohms/square.
Since the sheet resistivity of the p-diffusion was much
higher, 116 ohm/square, the source resistance of the PMOS devvice was
correspondingly higher, at 113 ohms. However, because of the "fingers"
of the drain region created by the meandering of the gate, the drain
resistance was found to be very high at 725 ohms.
The junction capacitances were given in farads/cm 2 and
had to be multiplied by the areas of the source and drain of the
devices, in order to obtain the actual values. To determine the total
area of diffusica, regions, the perimeter areas of the diffusions also
had to be taken into account. Since the perimeter of the diffusion
approximates one-quarter the circumference of a circle, the total
area could be calculated by multiplying it by the length. This is
illustrated in Equation 3.3.
A = 1 Onr)L	 (3.3)p	 4
where
r	 =	 90% of the junction depth
L	 =	 length of diffusion perimeter
For the PMOS device the perimeter areas of the source and
drain diffusions were 4.311 2 and 8.511 2 , respectively. The total area
of the source was then 952.311 2 , While the total area of the drain was
1008.5112.
The perimeter area of the n-channel source was found to
be 5.2p 2 and the perimeter drain area was 5 Su 2 . The total n-channel
source area was 627.8u 2 and the drain area increased to 111.8.4u2.
The given junction capacitances were 9.17x10 9 F/cm2
for PMOS device and 7.10x10 8 F/cm2 for the NMOS device. The actual
capacitance values obtained for the array devices are shown in Table
4.2 with the rest of the SPICE2 model parameters used. These
parameters were then used to obtain the dynamic performance data of
logic cells implemented with the silicon gate array.
2. Periphery. The periphery of the silicon gate array consists
of the multiple use pad cells and the power buses. The silicon gate
pad cells were designed similar to the pad cells of the metal gate
array. Again, this was done to ensure compatibility with the metal
interconnection routes.
I
^I
The areas of the input protection diodes were increased. These
protect the gate oxide of the array elements against rupture
resulting from an excess electrostatic charge. Increasing the areas
of these diodes enable them to handle more charge before breakdown
occurs, thus providing further protection for the array elements.
This is an important feature since the gate oxide of the silicon gate
devices is thinner than that of the metal gate devices.
Figures 3.12 and 3.13 illustrate a typical input pad and a typical
output pad, respectively. All of the discussion pertaining to the
metal gate pad cells apply to these pad cells as well. The STAR power
structure was unchanged.
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Figure 3.12(b). Silicon Gate Input Pad Layout
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E. LOGIC CELLS
The silicon gate library of logic cells is a duplication of the
present metal gate Standard Cell Library that was discussed in section
2.B.2. This library contains all of the building blocks necessary
for normal digital logic design, however, new cells can be created and
added. All of the discussion presented in Chapter 2 on the metal gate
cells applies to the silicon gate cells as well.
The fact that the silicon gate array was designed around the same
grid system and metal interconnect structure as the metal gate array
allowed exact duplication of the logic cells. Therefore the silicon
gate cells were given the same numbers as their counterpart metal gate
cells, and can be displayed in the same manner.
when designing with the silicon gate cells the same considerations
must be taken into account as in section 2 . B.5. The only difference is
that the input capacitance of the silicon gate cells is higher. This
is of no concern, however, since normalized values are used in the
delay calculations.
The division of the logic cells into four groups according to
drive capability is still valid, but the drive capability, along with
the speed, has increased significantly.
i
I^
{
i	 i
Group I cells are characterized by those circuits
implemented with transmission gate logic. Cells in
this group have no drive capability of their own.
Each cell may be considered to be a relay circuit
that has a finite conducting resistance and an
infinite "off" resistance.
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V II cells are characterized by output circuitry
emented with standard size nonbuffered transistors.
group comprises the bulk of the standard cell
ramily. Generally these cells should be used when
their total output load is less than 18 pF. Otherwise
they should be followed with a buffering circuit.
Group III cells feature output transistors roughly
three times as large (powerful) as those of Group II.
These cells should be used when their total output
load is less than 56 pF but greater than 18 pF.
Group Iv presently contains only one cell. This
cell serves as a buffer for all loads greater than
56 pF.
The flip-flops consist of two levels of logic and require two
clock transistions to transfer the data from input to output. However,
the flip-flops implemented in silicon gate technology require a
shorter setup time, and will therefore operate at a higher frequency
than their metal gate counterparts. The minimum values given for the
pulse widths are for a five volt supply and a single load. The
minimum clock pulse widths for loading have decreased to 25 ns. The
setup time for the data to be valid has also decreased to 25 ns. This
is true for all the flip-flops.
Table 2.1 lists all of the present cells in the library, their
width, implementation, and drive group. The descriptions of the metal
gate cells in section 2.B.6 still pertain to the silicon gate cells
127
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it it is rememoered that the drive capability has increased by a factor
of 2.23, and that the flip-flops can operate faster. Although not
recorded, it was observed that the inverting outputs of the flip-flops
were faster than the noninverting outputs. This may be of concern
when designing with flip-flops.
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CHAPTER 4. STAR-CELL SIMULATION
A. INTRODUCTION
This chapter briefly describes how the dynamic performance
data for the metal gate and silicon gate logic cells were obtained
J
and the circuit simulation programs used. Tables are included which
list all of the device model parameters used in the simulation
programs.
I
B. PROGRAM AND MODEL CHOICES
The circuit simulation program SPICEI was used to obtain the
dynamic response of the metal gate cells. An updated version of it,
SPICE2, later became available and was used for simulation of the
silicon gate cells. Both versions have the capability to handle
nonlinear transient analysis and the same models were used to ensure
similar results. The physical parameters used for the metal gate
cells were derived from NASA process specification dated January 22,
1980. The silicon gate models used were taken for the Sandia version
1 nominal model parameters d:..ced June 10, 1980.
The MOSFET model used in SPICF. is very similar to the model
proposed by Shichman and Hodges [10] It includes a representation
i
of the effect of substrate bias on threshold voltage and the channel
length modulation effect.
I
The SPICE device models, as used, provide an adequate d.c.
representation of MOSFET devices without excessive complexity as
long as the MOSFET devices are not in the short-channel region of
ORIGIMAL PAW 19
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1. Metal Cate. The parameters used in the SPICEI program for
the metal gate STAR cells are shown in Table 4.1.
PARAMETER NMOS UNITS PMOS
V 1.07 Volts
-1.26
TO
.71 Volts
- .58
6 45.3x10 6 A/Volts2
-22.1x1.0-6
Y 1.61 Volta
-.43
RD 10 A 20
R` i 0 0 20
CGS .1 pf .1
CGD •1 pf .1
CGB .0 pf .1
CBD .2463 pf .0681
CBS .2463 pf .0681
PB = ^B = XO
.7288 Volts
-.6178
IS 10-14 Amps 10-14
Table 4.1 SPICE Model Parameters for Metal Gate STAR
130
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PARAMETER DESCRIPTION PMOS NMOS
VTO Extrapolated Zero-Bias Threshold -1.62.9338
Voltage
KP Intri.nsec Transconductance 1.245E-5 4 . 817E-5
Pa , s raft tor
GAMMA Bulk Threshold Parameter 0.3185 1.388
PHI Surface Potential at 0.5828 0.7351
Strong Inversion
UEXP Critical Field Exponent 0,3061 0.2687
for the Surface Mobility
Degradation Formula
UCRIT Critical Field for 1.39E5 1.89E5
Mobility Degradation
LAMBDA Channel-Length Modulation
Parameter 0.005 0.01
CBD Zero-Bias Body to Drain 9.24E-14 7.95E-13
Junction Capacitance
CBS Zero-Bias Body to Source 8.73E-14 4.45E-13
Junction Capacitance
PB Bulk Junction Potential 0.9 0.9
RD Drain Ohmic Resistance 113 22.0
TOX Oxide Thickness 5.67E-6 25.5
JS Reverse Current Density of the 1.94E-10 5.67E-6
Drain or Source Junction
UTRA Transverse Field Coefficient for 2.0
the Empirical Mobility Degradation)
Formula
Table 4.2. SPICE 2 Model Parameters for Silicon Gate STAR
2. Silicon Gate. The parameters used in the SPICE2 program
for the silicon gate STAR cells are listed in Table 4.2
131	 +Otx:
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CIRCUIT SIMULATION
1. Description of SPICE. SPICE, the program chosen for use, is
a general purpose simulation program for integrated circuits. It
contains the three basic analysis capabilities which provide the bulk
of information of a circuit's performance: a) non-linear d.c.
analysis, with the provision of "stepping" an input source to obtain
a set of static transfer curves, b) small-signal, sinusoidal steady-
state analysis, and c) nonlinear, time-domain transient analysis.
Built-in models are included for the most common semiconductor
devices: diodes, bipolar junction transistors (BJT's), junction
field-effect transistors (JFET's), and metal-oxide-semiconductor
field-effect transistors (MOSFET's). The BJT models are based on the
model of either Gummel-Poon or Ebers-Moll, and the models for the
FET's are derived from the formulations of Shichman and Hodges.
Three MOSFET models are implemented in SPICE2. The most simple
model was used in order to be compatible with the model in SPICE1,
and thus
[11,12]
provide a more valid comparison of the dynamic data.
2. Procedure for Generating Dynamic Data. Each standard ce7.1
was analyzed with a capacitive load which approximates the gate
capacitance of the load and the stray capacitance of the metal
interconnections. A unit load, or fan-out of 1, is defined as 0.56
pf, for the metal gate cells and 1.25 pf for the silicon gate cells.
Therefore additional fan-outs are just multiples of these values.
a
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The input signal to the circuits during the generation of the
dynamic data was the output of an inverter stage which acted as
a buffer against the programmed input pulse. Therefore this buffer
minimizes the effect of the transition time of the input of the
dynamic data. Figure 4.1 illustrates the circuit configuration used
to test the logic cells.
From experimental simulations at fan-outs ranging from 1 to 8,
it was found that the transition times and propagation delays were
approximately linear. Therefore only fan-outs of 1 and 8 at supply
voltages of 4,5 , 6, and 10 volts d.c. were used in all subsequent
simulations. The data obtained from these simulations is shown in
Table 4.3 for the metal gate cells and in Table 4.4 for the silicon
gate cells.
From plotting this data over the operation voltage range it
was found that a power curve of the form
by - ax
provided an almost exact fit, where a and b are of the form
I
jlny  iaexp	 llnx^ 	 i -b	 i
	
n	 n
(Xlnxi) (Ilnyi)
Z(lnxi) (lnyi) 	 nb
	
J(lnxi)2	 J
	
-	
inxi)Z
n
and x is the value being used for VDD'
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The equations describing the dynamic performance curves shown in
the Appendix are given in Tables 4.5 and 4.6 for the metal and silicon
gate cells, respectively with v substituted for x.
Therefore, it is seen that the dynamic performance data can be
obtained in three ways. The values can be read directly from the
curves, or for more precise values, the equations in Tables 4.5 or
4.6 can be utilized. However, if a VDD of 4,5,6 or 10 volts was used
the corresponding values can be found directly from Tables 4.3 or
4.4.
}
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MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
CELL VDD TOR T1R TOF TIF TOHL T1LH TOHL T1HL
1120 4 41.4 30.2 16.6 6.2 42.3 15.0 15.0 2.8
5 29.1 20.9 11.6 4.8 37.6 10.4 8.4 2.2
6 22.6 16.0 9.4 3.6 26.4 7.8 5.6 2.0
10 10.0 8.4 5.7 1.8 11.3 3.8 4.4 .8
1130 4 105.1 46.1 24.5 6.4 71.9 22.8 16.0 2.8
5 71.3 31.8 15.4 5.0 49.6 14.6 11.6 2.0
6 39.9 26.7 12.4 3.6 36.0 11.2 8.7 1.8
10 26.0 12.6 4.1 2.2 17.0 5.6 7.9 .1
1140 4 146.1 61.5 24.1 6.9 104.7 29.8 15.9 2.9
5 98.3 43.0 17.6 4.8 69.7 20.0 10.6 2.0
6 73.3 33.2 12.1 4.1 51.3 15.0 8.9 1.5
10 35.9 16.9 6.3 2.4 23.6 7.6 3.4 .8
1220 4 26.1 13.9 26.3 15.0 23.4 6.4 21.4 7.8
5 18.0 9.8 18.3 10.8 14.7 4.6 11.9 5.7
6 14.7 7.4 13.0 8.4 10.6 3.6 9.9 4.3
10 7.1 4.1 6.9 4.3 4.7 1.8 5.6 2.0
1230 4 35.1 13.9 45.9 23.9 26.1 6.9 36.0 12.6
5 25.1 9.7 33.0 16.8 17.7 4.6 23.9 8.6
6 19.6 7.6 24.6 13.2 12.4 3.6 18.1 6.9
10 10.3 3.8 13.8 6.6 5.6 2.0 8.7 3.2
1240 4 42.3 14.1 72.0 32.8 28.9 7.1 55.7 17.2
5 30.9 10.0 51.4 23.2 19.6 4.8 37.3 12.2
6 24.7	 I 7.4 39.3 17.8 14.4 3.6 28.6 9.0
10 13.1 4.1 19.3 9.4 6.6 2.0 13.9 4.3
Table 4.3. Metal Gate Dynamic Performance Data
a
ORIGIWAL VACI 1B
OF POOR QUALITY
MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
TOR T1R TOF T 1 TOLH T1LH TOHL T1HLCELL VDD
1300 4 24.0 19.2 16.1 6.8 16.1 9.6 14.0 4.2
5 16.5 14.2 13.2 5.5 12.3 7.1 9.5 3.3
6 11.1 11.0 11.9 4.4 9.1 4.0 5.1 2.6
10 5.1 5.4 5.3 2.4 4.4 2.2 3.7 .4
1310 4 14.0 7.0 13.6 3.4 13.3 3.8 11.3 2.4
5 10.6 4.8 13.7 1.8 9.3 2.4 7.9 1.6
6 7.3 3.8 7.4 2.2 6.7 1.8 5.0 1.4
10 4.9 1.5 4.3 1.0 2.3 1.0 2.4 .8
1330 4 48.0 27.0 28.6 14.6 12.0 7.8 11.6 6.2
5 31.6 17.4 20.3 12.1 8.2 5.6 7.6 4.8
6 23.7 14.4 14.1 8.2 5.4 3.6 4.7 3.2
10 12.9 7.2 10.6 3.4 1.7 1.8 3.1 1.2
1360 4 21.0 2.8 30.0 1.4 19.7 1.8 15.7 1.8
5 15.7 1.8 22.4 .8 13.1 1.2 8.0 1.4
6 13.3 1.0 17.6 .6 8.3 1.0 5.3 1.0
10 7.4 .8 10.7 .4 4.9 .1 .6 .6
1520 4 17.4 3.6 22.7 1.8 17.4 2.2 14.7 1.8
5 13.3 2.4 16.1 1.2 10.9 1.6 9.7 1.4
6 10.7 1.8 13.4 .8 8.7 1.8 5.3 1.0
10 6.4 .8 7.6 .6 3.7 .4 1.4 .8
1620 4 18.0 13.4 12.7 6.0 42.9 7.1 30.4 3.6
5 12.0 9.8 8.9 4.4 27.3 5.2 20.1 2.6
6 9.7 7.4 7.7 3.2 21.4 3.6 15.7 1.8
10 5.3 3.8 4.7 1.8 9.7 1.8 6.1 1.3
Table 4.3(Continued). Metal Gate Dynamic Performance Data
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ORIGINAL E'r :[. fit
OF POOR QUALITY
mic Performance Data
MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
TOR T 1 TOF T 1 TOHL T1LH TOHL T1HLCELL VDD
1630 4 23.3 13.6 12.6 6.2 59.3 8.0 33.1 4.1
5 17.3 9.4 8.9 6.2 39.1 5.4 22.1 2.6
6 12.9 7.1 7.7 3.2 29.1 4.1 16.6 2.0
10 7.3 3.8 4.7 1.8 13.6 2.0 7.4 .8
1640 4 28.9 14.1 12.4 6.4 77.7 8.8 33.0 4.2
5 19.9 10.0 8.6, 4.8 51.7 6.0 23.1 2.6
6 16.6 7.6 7.4 3.6 37.9 4.3 17.6 2.0
10 9.1 4.1 5.9 1.5 17.4 2.2 8.4 .8
1720 4 13.1 13.9 19.3 6.6 30.1 6.9 54.4 5.0
5 9.0 9.8 13.6 4.8 19.6 4.8 35.6 3.4
6 6.6 7.6 10.3 3.8 14.4 3.6 27.3 2.4
10 4.3 3.8 6.7 1.8 6.7 1.8 9.7 1.8
1730 4 25.4 19.0 31.4 13.4 44.4 9.2 115.3 9.4
5 18.3 14.1 25.0 8.1 30.6 7.2 70.0 6.1
6 12.4 10.6 21.7 6.0 21.4 5.0 57.3 3.8
10 7.1 5.4 11.9 3.0 9.0 2.8 35.6 2.0
1740 4 26.0 19.6 47.3 10.8 45.0 7.0 152.7 9.8
5 19.4 15.0 34.6 8.1 37.1 5.3 123.6 7.1
6 13.4 10.6 27.1 6.8 22.3 4.2 73.6 4.3
10 7.1 5.4 14.9 3.0 10.1 2.8 32.9 3.1
1820 4 99.1 48.8 69.4 14.8 63.7 14.4 57.3 6.7
5 76.9 21.2 47.7 11.8 40.3 9.4 35.3 6.5
6 58.3 16.4 36.3 10.8 32.0 7.0 28.1 4.0
10 19.4 13.2 21.0 4.2 23.4 3.6 13.6 2.0
11
i
ORIGINAL F r^ & Zj
OF POOR QUALITY
MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
CELL VDD TOR T 1 TOF TIF ' TOHL T1LH TOHL T1HL
1830 4 26.4 10.6 30.7 10.2 61.3 17.8 84.0 20.6
5 18.3 7.3 25.4 7.1 40.8 12.1 48.9 13.3
6 15.9 5.8 19.0 5.6 30.7 10.2 36.7 10.2
10 8.9 3.0 12.1 2.6 12.0 4.2 17.1 5.4
1900 4 79.6 27.2 68.6 11.8 79.1 15.2 57.0 0.4
5 65.3 17.8 51.4 10.6 39.7 10.2 30.9 5.8
6 53.3 16.4 43.7 7.4 28.6 -7.6 21.9 4.4
10 27.9 8.6 24.6 3.4 15.4 3.6 10.6 2.0
1910 4 141.1 33.4 83.0 18.2 72.4 21.8 165.0 7.0
5 76.9 21.2 47.6 10.4 33.0 16.4 98.2 5.4
6 63.6 14.6 36.4 7.8 29.9 7.2 73.4 3.6
10 31.3 8.0 18.9 4.4 13.7 4.6 42.9 1.6
1920 4 110.1 30.6 72.0 18.2 57,7 14.4 155.0 7.0
5 76.7 21.4 57.9 10.0 42.5 10.3 105.1 5.2
6 58.4 16.2 45.0 8.4 28.6 7.6 74.4 3.6
10 29.1 7.8 25.3 3.8 13.7 4.6 43.9 1.6
2310 4 40.3 30.4 28.3 13.6 32.7 14.4 23.0 7.0
5 25.9 19.8 20.9 10.0 23.3 12.2 13.0 4.2
6 20.4 14.8 15.6 7.6 16.3 6.6 10.3 3.8
10 11.0 8.4 I	 9.3 3.8 7.4 3.6
I
4.7 1.8
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^^I
c+
MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
CELL VDD TOR TlR TOr T1P TOHL T1LH TOHL T1HL
1120 4 15.7 19.3 2.6 1.4 8.7 9.3 3.6 .4
5 10.7 14.3 2.0 1.0 6.4 6.6 1.4 .6
6 9.3 11.7 1.0 .9 4.9 5.1 .6 .4
10 5.4 8.6 1.0 1.0 1.7 3.3 .9 .1
1130 4 45.1 28.9 3.6 1.4 28.7 14.3 3.6 .4
5 30.7 21.3 2.9 1.1 18.0 10.0 1.6 .4
6 23.3 17.7 2.1 .9 14.3 7.7 .9 .4
10 15.0 13.0 1.9 .8 7.1 4.9 .6 .1
1140 4 59.9 38.8 3.1 1.9 35.8 19.8 3.6 .4
5 42.9 27.1 1.9 2.1 24.9 13.1 1.7 .3
6 44.0 22.0 2.0 1.0 8.6 16.3 1.0 .1
10 20.9 17.1 2.1 .9 9.4 6.6 1.0 .1
1220 4 10.4 9.6 3.7 3.3 8.3 4.7 3.4 1.6
5 6.9 7.1 2.4 2.6 4.6 3.4 1.9 1.1
6 5.7 6.3 3.1 1.9 4.4 2.6 1.3 .7
10 .3.4 4.6 1.9 2.1 1.3 1.7 .6 .4
1230 4 13.4 9.6 5.6 5.4 10.1 4.9 5.0 2.0
5 9.9 7.1 4.4 3.6 6.9 3.1 3.7 1.3
6 7.0 6.0 3.9 3.1 5.4 2.6 1.4 1.6
10 5.7 4.3 3.7 3.3 2.3 1.7 .1 .9
1240 4 17.6 9.4 8.9 7.1 11.9 4.9 6.7 3.3
5 13.0 7.0 7.3 4.7 8.6 3.4 5.0 2.0
6 11.3 5.7 5.1 3.9 5.1 2.9 3.6 1.4
10 6.6 4.4 6.7 4.3 3.3 1.7 2.1 .6
Table 4.4. Silicon Gate Dynamic Performance Data
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MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
CELL	 V
DD TOR T 1 TOF T 1 TOLH T1LH TOHL T1HL
1300 4 4.9 11.1 1.3 1.7 4.4 4.6 2.3 .7
5 4.7 7.3 3.0 1.0 3.9 3.1 1.6 .4
6 4.0 6.0 1.1 .9 1.3 2.7 .6 .4
10 1.4 4.6 1.0 1.0 1.4 1.6 .7 .3
1310 4 3.1 4.9 2.3 .7 1.7 2.3 1.6 .4
5 2.6 3.8 1.4 .6 1.4 1.6 .7 .3
6 1.8 2.9 .8 .5 .7 1.3 .6 .2
10 .9 2.1 .4 .4 .3 .7 .5 .1
1330 4 23.9 7.8 4.9 1.1 11.3 3.7 2.3 1.0
5 11.9 12.1 2.4 2.6 8.0 1.0 1.3 .9
6 10.0 10.0 2.0 2.0 4.0 3.0 1.0 .7
10 9.4 3.6 3.1 .9 1.4 1.6 .7 .3
1360 4 3.4 1.6 1.9 .1 2.3 .7 1.9 .1
5 3.0 1.0 1.9 .1 1.6 .4 .9 .1
6 3.3 .7 1.9 .1 1.7 .3 1.0 .1
10 1.3 .7 .9 .1 .9 .1 1.0 .1
1520 4 4.7 2.3 2.9 .1 3.0 110 1.7 .3
5 3.4 1.6 1.9 .1 1.1 .9 .9 .1
6 2.9 1.1 1.9 .1 1.7 .3 1.0 .1
10 .9 1.1 .9 .1 .7 .3 1.0 .1
1620 4 4.4 9.6 2.7 1.3 5.3 4.7 4.4 .6
5 2.7 7.3 2.0 1.0 5.9 3.1 2.4 .6
6 2.3 5.7 1.1 .9 2.7 2.3 .9 .1
10 1.7 4.3 1.1 .9 .4 1.6 .7 .3
Table 4.4 (Continued). Silicon Gate Dynamic Performance Data
MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
CELL V
DD TOR T 1 TOF T 1 TOHL T1LH TOHL T1HL
1630 4 4.8 9.7 2.6 1.4 5.8 4.9 4.4 .6
5 3.6 6.4 2.0 1.0 4.4 2.6 2.4 .6
6 5.6 2.4 2.1 .9 2.3 2.7 1.4 .6
10 1.6 4.4 1.1 .9 .3 1.7 .9 .1
1640 4 12.0 8.8 2.6 1.4 7.3 4.7 4.3 .7
5 4.0 7.0 2.0 1.2 4.7 3.3 2.6 .4
6 3.1 5.9 2.0 1.1 3.1 2.9 1.4 .6
10 1.6 4.4 1.0 1.0 .3 1.7 .7 .3
1720 4 4.4 8.6 4.7 1.3 5.3 4.7 11.0 1.0
5 3.5 7.0 4.1 1.1 2.6 3.4 7.3 .8
6 1.6 6.1 2.1 1.0 2.4 2.6 4.3 .7
10 1.2 4.1 1.9 .9 .3 1.7 2.7 .3
1730 4 4.4 9.6 6.1 1.9 6.3 4.7 19.3 1.7
5 5.0 7.0 5.9 1.1 3.7 3.3 12.9 1.1
6 2.0 6.0 6.1 .9 2.3 2.7 9.1 .9
10 1.7 4.3 3.3 .7 .3 1.7 4.6 .4
1740 4 5.0 10.0 12.0 2.0 8.3 4.7 39.1 1.9
5 5.7 7.3 8.6 1.4 5.7 3.3 24.6 1.4
6 4.0 6.0 6.9 1.1 4.4 2.6 18.0 1.0
10 2.9 4.1 4.4 .6 2.3 1.7 8.4 .6
1820 4 16.4 18.6 8.9 3.1 11.0 9.0 10.3 1.7
5 10.7 14.3 6.7 2.3 7.4 6.6 7.7 1.3
6 8.1 11.9 6.3 1.7 5.9 5.1 7.0 1.0
10 3.3	 1 9.7 7.3 .7 2.9 3.1 1.6 .4
;I
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d
MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
CELL V
DD TOR T 1 TOF T 1 TOLH T1LH TORL T1HL
1830 4 4.6 2.4 5.4 1.6 6.7 2.3 15.3 4.7
5 3.3 1.7 3.7 1.3 4.3 1.7 9.9 3.1
6 3.7 1.3 2.9 1.1 2.6 1.4 6.6 2.4
10 2.1 .9 2.3 .7 1.1 .9 2.4 1.6
1900 4 16.3 17.7 6.9 3.3 30.0 7.0 6.6 1.4
5 10.7 14.3 3.4 2.6 6.3 6.7 4.6 1.4
6 9.1 11.9 4.1 1.9 4.9 5.1 3.0 1.0
10 4.1 8.3 1.7 1.3 1.7 3.3 1.3 .7
1910 4 17.4 17.9 6.7 3.3 11.6 9.4 7.1 1.9
5 10.7 14.3 4.4 2.6 6.4 6.6 3.6 1.4
6 9.3 11.7 5.1 1.9 4.9 5.1 3.0 1.0
10 4.9 8.1 2.9 1.1 .4 3.6 1.4 6
1920 4 29.0 17.0 19.3 1.7 10.6 9.4 4.9 2.1
5 20.3 14.7 11.4 1.6 6.4 6.6 3.6 1.4
6 7.1 13.9 12.1 .9 4.7 5.3 3.0 1.0
10 3.4 9.6 11.9 .1 2.7 3.3 1.4 .6
2310 4 12.7 19.3 3.7 3.3 7.4 9.6 2.7 1.3
5 9.9 14.1 2.6 2.4 4.0 7.0 2.0 1.0
6 7.3 11.7 2.0 2.0 3.9 5.1 1.3 .7
10 3.7 8.3 2.0 1.0 1.7 3.3 .6 .4
}
1
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ORIGINAL E ;" .
OF POOR QUAL i'r'
CELL
NO.
PROPAGATION DELAY EQUATIONS
TOLR T1LR TORL T1NL
1120 38U.44(v)-1.31 115.49(v)-1.49 69.26(v)-1'26 20.48(v)-1.38
1130 620.11(v)-1.57 171.33(v)-1.50 38.71(v)-0.73 789.44(v)-3.76
1140 950.29(v)-1.61 21.9.01(v)-1.47 162.67(v)-1.67 19.04(v)-1.39
1220 244."9(v)-1.73 42.70(v)-1'38 125.31(v)-1.38 62.18(v)-1.49
1230 261.80(v)'-1.68 40.26(v)-1.32 288.74(v)-1.53 96.11(v)-1.48
1240 261.19(v)-1.60 43.95(v)-1.36 I	 426.39(v) -1.46 138.53(v)-1.51
1300 I	 119.49(v)-l.43  90.20 (v) 164 92.05(v)145 217.77(v)2.66
1310 204.41(v)-l.94 24.75(v)-l.42 117.12(v)-l.70 -1.15Li.10(v)
1330 253.97(v)-2.16 71.77(v)-1.62 73.84(v)-1.42 85.43(•)
1360 145.63(v)-1.50 209.62(v)-3.23 2596.99(v)-3.59 9.45(v)-1.21
1520 166.88(v)-1.66 34.82(v)-1.87 594.29(v)-2.62 5.62(v)-0.68
1620 373.27(v)-1.59 57.04(v)-1.51 341.48(v)-1.74 15.05(v)-1.09
1630 517.41(v)-1.59 61.45(v)-1.50 306.95(v)-1.62 46.22(v)-1.75
1640 712.72(v)-1.62 67.63(v)-1.50 255.16(v)-1.49 48.21(4:-1.78
1720 272.93(v)-1.62 50.56(v)-1.46 745.68(v)-1.88 19.79(v)-1.08
1730 501.84(v)-1.75 57.04(v)-1'32 993.90(x)-1.60 89.51(v)-1.68
1740 458.07(v)-1.69 26.18(v)-0.99 1781.60(v)-1'74 50.99(v)-1.25
1820 229.87(v)-1'03 106.40(v)-1.49 442.54(v)-1.53 52.86(v)-1.41
1830 720.34(v)-1'78 155.74(v)-1.56 797.89(v)-1.69 138.83(v)-1.43
1900 69i.13(v)-1.69 127.51(v)-1.56 585.29(v)-1.77 72.17(v)-1.56
1910 631.13(x)'1.69 231.70(v)-1'75 1030.74(v)-1.41 71.16(v)-1.65
1920 522.35(v)-1.59 75.17(v)-1'23 943.37(v)-1.36 68.83(v)-l.63
2310 313.85(v)-1.63 132,55(v)-1.58 212.32(v)-1.67 46.53(v)-1.42
Table 4.5 (Continued). Metal Gate Dynamic Performance
Curve Equations .
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ORIGI14AL PAGE 15'
OF POOR QUALITY
CELL
.^..	
OUTPUT DELAY EQUATIONS
NO. TOR ® TIR TOF TIF
1120 354.61(v)°1.55 .06.74(v)-1.38 75.44(v)°1.14 41.94(v)-1.37
1130 784.09(v)°'t,52 313.95(v)-1'40 363.98(v)-1.94 31.99(v)-1.17
1140 1150.20(v)-1'52 414.59(v)-1.40 182,42(v)-1'47 30.77(v)	
i.12
1220 178.36(v)°1'40 82.86(v)°1.32 189.00(v)-1'4' 96.76(v)-1.36
1230 215.66(v)°1.33 94.63(v)-1.40 269.26(v)-l.30 161.09(v)-1.39
1240 242.17(v)°1 27 86.49(v)-1'34 518.0.4(v)°1.43 207.26(x)"1.35
1300 246.77(v)-1.70 131.80(v)-1.39 95.26(v)-1.23 34.25(v)-1.13
1310 65.02(v)-1.16 72.75(v)-i.68 98.36(v)-1.36 16.37(v)-1.21
1330 314.46(v)-1.40 178.44(v)-1.410 112.04(v)-1.06 155.26(v)-1.65
1360 98.58(v)-1.13 15.20(v)-1.34 135.80(v)-1.11 7.07(v)-1.29
1520 76.70(v)-1.08 33.69.(v)-1.63 110.20(v)-1.17 7.94(v)-1.16
1620 102.68(v)-1.30 89.15(v)-1.38 51.15(v)-1.05 35.93(v)-1.31
1630 131.29(v)-1.26 87.55(v)-1.37 50.45(v)-1'04 38.05(v)-1.34
1640 151.97(v)-1.23 86.89(v)-1.34 31.35(v)-0.75 61.62(v)-1.60
1720 62.33(v)-1.19 95.49(v)-1.41 85.73(c)-1.13 47.23(v)-1.42
	
ff
1730 167.50(v)-1.39 127.77(v)-1.38 138.75(v)-1.06 111.30(v)-1.59
	 I
1740 186.22(v)-1.43 142.47(v)-1.43 262.04(v)-1.25 78.04(v)-1'40
1.820 1371.55(0-1.82 204.68(v)-1.27 385.11(v)-1.28 109.77(v)-1.39
1830 124.48(v)-1.15 66.20(v)-1.35 128.23(v)-1.03 78.68(v)-1.48
1900 413.53(v)-1.16 136.90(v)-1'21 312.96(v)-1.11 93.52(v)-1.42
1910 1088.83(v)-1.56 255.32(v)-1.53 635.96(v),71.55 124.26(v)-1.48
1920 791.25(v)-1.44 235.50(v)-1.48 361.46(v)°1.16 158.46(v)-1.64
2310 252.43(v)-1.38 187.17(v)-1.37 145.49(v)-1.21 93.57(v)-L.39
Table 4.5. Metal Gate Dynamic Performance Curve Equations
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^1
ORIGMAL PRAT 1^4
OF POOR QUALI
CELL
NO.
OUTPUT DELAY EQUATIONS
TOE TIR TOF TIF
1120 70.13(v)-1'12 58.39(v)-0.85 9.96(v)-1.05 1.77(v)-0.29
1130 208.75(v)-1.17 85.71(v)-0.84 8.58(v)-0.69 1.62(v)-0.21
1140 282.88(v)-1.12 112.34(v)-0.85 3.77(v)-0.30 7.15(v)-0.92
1220 49.05(v)-1.18 25.79(v)-0.76 8.16(v)-0.63 5.49(v)-0.46
1230 42.84(v)-0.91 28.88(v)-0.84 8,98(v)-0.41 8.34(v)-0,45
1240 73.24(v)-1.05 26.14(v)-0.80 9.60(v)"0.20 10.98(v)-0.46
1300 43.76(v)-1.45 33.77(v)-0.90 4.24(v)-0.61 2.48(v)-0.45
1310 2%.51(v)-1'39 16.49(v)-0.91 29,01(v)-1'90 1.58(v)-0.61
1333 59.77(v)-0.87 48.48(v)-1.04 5.1.0(v)-0.31 3.75(v)-0.51
1360 27.75(v)-1.41 4.07(v) -0.83 7.32(v)-0.87 0.19(v)-0.28
1520 64.16(v)-1.82 5.56(v) -0.76 15.56(v)-1.23 0.19(v)-0.28
1620 14.21(v)-0'96 29.33(v)-0.86 8.95(v)-0'97 1.88(v)-0.35
1630 27.81(v)-1.17 21.92(v)-0.83 9.39(v)-0.91 1.78(v)-0.32
1640 136.44(v)'-2'00 23.43(v)-0'74 11.06(v)-1.03 1.80(v)-0.28
'1720 8.89(v)-0.79 31.17(v)-0.89 15.49(v)-0'92 1.71(v)-0.31
1730 23.88(A-1.18 28.52(v)-0.84 17.96(v)-0.70 6.24(v)-0.99
1740 14.43(v)-0.69 34.64(v)-0.94 49,56(v)-1'07 11.56(v)'1.29
1820 179.74(v)-1'74 44.18(v)-0.68 9.33(V)70.14 31.48(v)-1.64
1830 13.61(v)-0.80 9.34(v)-1'04 16.lo m-0.88 5.55(0-0.90
1900 95.85(v)-1.32 53.68(v)-0'89 42.31(v)-1.39 13.05 (v)-1.02
1910 100.03(x)-1.32 57.04(v)-0.86 19.99(0)0.83 17.64(v)-0.83
1920 792.95(v)-2.42 40.50(v)-0.62 26.76(v)-0'39 240.03(x)-3.29
2310 85.74(v)"'1.37 61.49(v)-0.89 7.39(v)-0.61 19.70(v)-1.29
F
Table 4.6. Silicon Gate Dynamic Performance Curve Equations
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ORIGINAL PAGE 15
OF POOR QUALITY
CELL
	
PROPAGATION DELAY EQUATIONS
NO.	 TTTM °	 T.H. °
	 °
114.37(v)-1.81
209.54(v)-1.48
226.27(v)-1.48
125.37(v)-1.97
93.49(v)-1.61
78.03(v)-1.41
25.25(v)-1.34
28.09(x)-1.98
301.35(v)-2.34
78.03(v)-1.41
15.51(v)-1.35
381.46(v)-2'92
811.82(x)-3.38
1355.36(v)-3.58
439.21(x)-3.11
805.05(v)-3.38
54.07(v)-1.38
77.16(v)-1.43
100.17(v)-1.98
981.37(v)-2.85
2577.43(v)-3.73
69.56(v)-1.44
54.70(x)-1.51
40.15(v)-1.10
64.70(v)-1.14
96.60(x)-1.14
19.97(v)-1.09
19.79(v)-1.09
21.89(x)-1.12
19.91(v)-1.11
12.,94(0-1.27
5.11(v)-0.51
21.89(v)-1.12
6.49(v)-1.41
20.10(v)-1.13
17.06(v)1.03
19.82(x)-1.07
19.97(x)-1.09
19.58(v)-1.08
19.45(v)-1.08
42.45(v)-1.15
8.79(x)-1100
24.76(v)-0.87
34.96(v)-1.01
41.19(v)-1.11
44.70(x)-1.15
13.96(v)-1.35
15.71(v)-1.39
14.98(v)-1'27
39.39(v)-1.84
3581.01(v)-4'48
37.70(v)-1.27
11.30(v)-1.31
5.30W-1.10
8.55(v)-1.11
37.70(v)-1.27
2.30(v)-0.41
53.91(v)-1.98
37.01(v)-1.67
60.06(v)-1.97
82.04(x)-1.52
157.88(v)-1.55
364.22(v)-1'65
214.79(v)-2.07
254.84(v)-2'03
78.53(v)-1.79
62.87(v)-1.68
32.88(v)-1.36
27.54(v)-1.57
6.99(v)-1.75
4.89(v)-1.61
2.97(v)-1.56
12.15(v)-1.51
5.56(v)-0.78
39.63(v)-1.83
1.79(v)-0.81
3.36(v)-1.53
4.43(v)-1.11
39.63(v)-1.83
0.82(v)-0.99
1.53(v)-0.88
15.24 (v)-2.08
1.92(0-0.79
6.03(v)-1.28
14.12(v)-1.55
10.39(v)-1.26
16.66(x)-3.50
20.25(v)-1.13
4.58(v)-0.82
10.39(v)-1.26
12.38(v)-1.34
7.77(v)-1.30
1120
1130
1140
1220
1230
1240
1300
1310
1330
1360
1520
1620
1630
1640
1720
1730
1740
1820
1830
1900
1910
1920
2310
A
Table 4.6 (Continued). Silicon Gate Dynamic Performance
Curve Equations
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APPENDIX
A. INTRODUCTION
This appendix contains the data sheets of the metal gate cells
that currently comprise the STAR Standard Cell Library, and also
includes the dara sheets of the silicon gate cells. The information
that is given on the data sheets is described along with an
explanation of how to interpret the dynamic performance curves.
B. DATA SHEETS
Data Sheets are given for each of the cells listed in Table 2.1.
Each data sheet contains the following information:
Cell family technology .
Descriptive name of the cell indicating its function.
Cell identification or pattern number. This number
identifies the cell in the input data to the automatic
placement and routing program.
Number of devices comprising each cell and the number
of pins each cell has.
Width of the cell in grids (1 grid = 0.8 mils).
Logic symbol, including pin numbers by which the net list
is generated, plus the Boolean equation describing the cell
function.
Cell truth table.
'i
Circuit schematic of the logic configura_^on as it relates
to the actual STAR cell, including the labeling of each
input and output node.
. Dynamic performance data as functions of supply voltage.
. Legends on how to interpret the dynamic data including
equations for use with the data from the curves to obtain
the overall results.
. Capacitance at each input connection in both absolute units
and values normalized about 0.56 pF or 1.25 pF.
Dynamic performance data for the logic cells are given in the
form of curves showing transition .tries and propagation delays as
functions of supply voltage. These .:urves were generated from the
data shown in Tables 5.2-5.3. The equations for the curves are given in
Tables 5.4-5.5. The transition tine is measured over the 10 to 90 percent
rise and fall times. The transition graph is comprised of four curves.
The curve labeled TOR is the rise time if the device were driving no	 I,
load. The curve labeled T1R is the additional rise time if the device
were driving a single load to obtain the total rise time, add
the time obtained from the TOR curve at the desired voltage to the
time obtained from the TIR curve, at the same voltage, multiplied by the
desired fan-out (F/0). The fan-out is the normalized load that the
cell under consideration is driving. The same procedure holds for the
fall-time curves (T OF and T1F)'
Because of space limitations only one of the rise curves and one
of the fall curves on each graph could be labeled. If two curves over-
lap, both labels are given in the order of the position of the curves.
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For example, to determine the rise and fall times of a metal
gate two-input NOR cell (1120) driving a total load of 4.30 pF for a
normalized load of 7.68, at VDO lOv, the following values would be
obtained from the graph for the 1120.
TOR = 10 ns	 TOF = 6 ns
T1R = 8 ns
	 TIF = 2 ns
These values would be used in the following equations to obtain the
overall results.
T  = TOR + T1R(F/0)	 T  = TOF + TIF(F/0)
= 10 + (8)(7.68)	 = 6 + (2)(7.68)
= 71.4 ns	 = 21.4 ns
The propagation delays were measured at the 50 percent signal
swing level for positive and negative going input signals. The
previous explanation is valid for these curves, where TOLH is the
low to high propagation delay for no load and TOHL is the high to
low propagation delay for no laod. T1LH and T IHL are the additional
delays for a single load.
On the reverse side of the metal gate data sheets are the STAR
symbolic displays of each of the cells that can be displayed. These
same symbolic displays, however, also apply to the silicon gate cells.
The cells appear as they are displayed by the STARLIBLIS program
without the tabular listing of the segment data. Presently, the pads
cannot be displayed.
a
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4-INPUT NOR GATE	 STAB STANDARD
CELL N0. 1140
io DEVICES
5 PINS	 CELL WIDTH ° S GRIDS	 METAL GATE CMOS
SCHEMATIC
DYNAMIC DATA
RISE & FALL
	 PROP, DELAY
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3	 0.56	 1.00	 TLO ° TOLO + T1LB(F/O)
T& ° To ll • Tly(F/O) 	 4	 0.56	 1.00
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I
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PINS	 CELL WIDTH - 3 GRIDS	 METAL GATE CMOS
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II
11
11
11
II
11
I I
11
11
11
II
I'
u
II
11
11
11
11
rl
11
11 (_. „1 ^
	 SA	 v z
11 A.	 t,	 r-	 N	 3, t-	 C	 (N
Ii tti r+..I He-r 1N ..^ Cr.H r r-1 ^ ..^...
11	 1
II	 I
II 4. G U to	 P)
II	 ay or ar H A
If Q.
	
a. w. IN M
O u N 1 a q C NII H H N M `-I tti .y ::: r•1 H r r1 H 1••• .•1
tl
11
II 1].	 4	 P+	 U	 a-1	 rh	 a-+
^ Y F^ lb '-C
	 Fb M b•M rl
m r w In v M ON . l
i
1
II n! II
	
^ F-+ t-I H 6 ^I r-. ^+ s+
1!	 11	 111 N II r•+ r+ ►+ 1•+ FM N W	 H V e•+	 ^-+11	 11
11 '+ 11
II	 IIi'Q 7LW M H I..i	 Fd M
S: I'J 1` w u Q' M N
11 ti
II
11 N
11
II ^
1
11
I I
11
LIDII
11
11 n
I
II ^
11
11 Ill
If
11 e"
'I
11 .1)
1
11 N
It
!1
11
11
II
II T
II
II
11
II
1!
11
1.. ►^ 11 n
1
II
II
II ^
II
r r. If N
II
II .-1
H H ^.'
^ o
u	 II0 v' If
n	 u
unto
u	 u
u + u
II	 II
II	 11
11	 11
II ^^ 11
II	 II
11 T 11
II	 I
II^	 II
tl	 II
11	 If
II	 11
11 ^. II
u	 u
n ^ u
tlI
If w 11
IIti
If P7 it
II	 11
11 •y It
11	 11
11	 1 It
11	 11
11	 11
It	 II
It O 11
11	 II
11S 11
It	 11It r 11
It 11
II 'a II
11	 II
11 Lr) II
tl	 11
11 C 11
I	 i!
II ^ to
11	 11
II N 11
I I	 11
It ^ 11
u it
11 ^- 11
It 11
11 T It
11	 II
II 3 11
11	 II
11	 11
to
	 u
to	 II
It
II	 11
II C II
II	 11
I
u ^
it
11 rn
11 rV
i
f
11 ^
II •,
11
II :
L^
w
u•
qw
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LOGIC SYMBOL
A	 =
a
B
6
C
s. AC *P4
L,•F
a
ORIGINAL PAG4 1-
OF POOR QUALITY
STAB STANDARD
2-INPUT TRANSMISSION GATE	 CELL N0. 1330
10 DEVICES
3 PINS	 CELL WIDTH ° 5 GRIDS	 METAL GATE CMO-,
SCHEMATIC
DYNAMIC DATA
RISE 6 FALL
	 PROP, DELAY
	
*a 	 '=r	 li
M!j
	
*0	 5 	 TOR	 10	 `.. FOW
SQ
W
	
l e	
=ll \^` .. `_	 w 4	 T	 ^\
2
	
O d	 -	 4	 d	 8	 l0 t2 	 V0	 2	 4	 5	 3	 16 13
VOO(volls)
	
	
OOD(vol.l+
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME
	
CAPACITANCE
	
PROPAGATION DELAY
-- Ris •	Pin No.	 ABSOLUTE (PF) NORMALIZED 	 ---- LOH To HIGH
_ FALL
	
2	 1.86 * F/0	 3.32 • F/0 — IGH TO Low
3	 1.86 * F/0	 3.32 * F/0	 TLS ° TOLB * T1LU(F/0)
TB ° TOR * TLg(F/0)	 a	 0.84	 1.60
°	
Tac ° ToHL * Tlei•F/0)
TV Toy * Tlr(F/0)
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ORIGINAL PACE 6S
OF POOR QUALITY
If 11
	 it 11
11 11 P 11 11 Q
11 11	 11 11
II IIon II 11 m
II 11	 II II
II It N 11 11 N
II 11II II
II 11	 ...1	 11 II "
11 II	 II 11
11 It	 J	 11 II
11 11	 II II
If uo. q nrn11 11	 I I I III It	 C[+	 If II	 ^'
11 11	 11 11
11 It n	 it 11 n
u uIt u
11 II	 L	 1' 11	 0
n if	 if If
of It
	 n	 It it	 lr
n if	 It If
u of	 a	 It It
to if
	 11 of
If If	 1117	 if if	 on
n II11 11
n IfN11 11	 114
a of	 If it
u I1 11	 ..
t1 11	 n It
If If It
11 11	 u It
It 11 a	 II If aIf If	 11 IfIt 11	 .0	 11 I JJ
If 11	 If 11
11 11 n	 11 11 n
11 It	 II 11
11 11	 10	 11 11	 JI
of A.
	 v	 5 co ^s0	 ...	 ,M It	 u u
w r H H r.l nl ^ m. I.y i.: Hl .TI. ^ H Mti H H H MI H «. {C
it G H ..1 N V	 Z	 :^ H p It	 If H I-1 11It V H H H H w. ti a..I H 1.. ..1 N 11C'	 :1 H H H H H H H H H H H 11	 Q•
II If	 11 II
11 11	 'Y	 11 II	 rn
11d	 u	 a: N' Cl.	 -	 _
	
N 11	 11 It
If	 HH; ++ ++r+.ti 11	 •V	 11 ..H+ + + + +H 11	 ry
II r .r Y d H	 - py H+ H H H H H 11	 H	 11 '-1 H ti H - 1 y	 1p 1.. + ti H 1r r ti II ti
It 1 1 II	 11 I 1 II11 1 1 11	 X71	 II 1 1 II	 . s
^
11 a.
	 - ul 1 O. 1 ^	 '^	 In II	 11 1 1 11
If	 •-+	 ^+ H + H + w H 11	 a.	 11 11 a
n y	 c	 ^. K 1 a. I ..	 - n	 if 1 I u
II .. w. .-1 v •. f-1 H :- ^. Ir H r H w It	 a	 11 a .^ •-+ H H o..+ =1. ^t: H r. w H .. II m
11 j 11I I 1 1 I Iif 1 1 If n	 11 1 1 tl nO a I LL I v
	
V	 m If	 It 1 0 11Ii ti H	 •... .1 ►, ti; H .q	 M. H H H	 n. H H H + H+ H H	 r H
11	 r J	 J t/1 1 U 1	 ►^ G
u 
1 a' 11
11	
II H	 1 I	 a II
i t
—11 H H I... -d H 1 + ••. .. ti H H 11	 In	 II H H H H H H	 I + H H H H .M If	 60
It 1 1 11	 11 1 1 11
If 1 I II	 Q'	 II 1 1 11II r-
	 .r	 n P+ I L 1 =-+	 t	 w 11	 11 1 1 11It	 d.l nM H I.r + r. = H y 11	 In	 11 H •ti rl .. + H it H fti 11	 !'1
If G.
	 G	 G W 1 {l.	 O	 a's	 v IIII 1 II
11 1^H1.. H1— s" h H 11 N 11 11 N11 11	 It It
11 11	 rl	 11 11 .^
n a	 ^,	 c a-1 v	 ..	 n	 rn n	 n If
C HI . - . 1 H aw HH n. 3L •.' sc o-. .e Hr H H H H std
Ita	 0.	 a0	 In C4	 a+ c	 OJ n	 a0	 In	 Q M	 C-4
I	 4
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ORIGINAL PACE r s
OF POOR QUALCTY
1
^I
LOGIC SYP9OL
=	 3i
i•e
aAn
TRIPLE BUFFER INVERTER
	 CELL
CELL 
NoOy. 
i36
136G
n DEVICES
PINS
	 CELL WIDTH • 6 GRIDS 	 METAL GATE CMOS
SCHEMATIC
tt
DYNAMIC DATA
RISE 8 FALL
	 PROP, DELAY
e	 2 a 1	 ,^ \	 r 16
outla	 12
^	 12
°O 4 4 6- D 1 p
 l2	 °O 2 4 e a to to
Voot.0l•ts)
	 v00(^ol tat
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME
	
CAPACITANCE	 PROPAGATION DELAY
RISE
	 Pm NO.	 ABSOLUTE W) NORMALIZED - -- LOW TO NSGi
3	 3.36	 6.00
_ FALL	 -	 — IGM TO LOB
Ta a Tot + TLQ(F/0)	 TLe ° TOLD + T3Le(F/0)
Tr o Tor + Tlp(F/0)	
TEL 0 TCHL + T1RL(F/0)
lE9
ORIGINAL PAGE 19
OF POOR QUALITY
u u	 u n
If u v n u a
If u	 It u
I
n In u n In
I II	 II 11
n II N 11 II N
11 11	 t1 11
n of it
11 11	 11 If
II - II	 L	 II II	 -r
If II	 11 11
11 11	 P	 It 11 M
11 11	 II 11
to mm it Itc
u 11	 u n
11 11 F	 11 11
If n	 u It
n n ,o it it
to u	 It 11
If to oftr.
n u	 n u
n u r a n W
t1 n	 u n
if n *l a u n
to n	 n u
it n N n n N
n n	 It it
II 11	 .+	 II II H
11 11	 11 11
11 11	 •^	 11 it	 N
II 11	 11 It
II 1 1 	 :^	 II 11	 •++
11 w	 J	 V7	 G:J L	 G 11	 II 11Z H H r M M1 H F•1 1 K lL iL H H H r	 r H r H ^ .i.J
it 1L	 o	 N	 a o	 c,	 w 11	 it n11 H 11	 :^
11	 1 11	 11	 1 11
11	 1 II	 11	 1 11	 +^
IId	 U	 ^	 n7 t CL 4	 C	 1"1 II	 11	 1 11IIrH ,-.H+ n. n 11111	 r+HHH +H	 -.^H 11	 .[1
11 0.	 ;•.	 J	 (If	 I	 Q. 1	 :,7	 N 11	 11	 1	 1 II11 H H HHH H H? H+ H HHH H II Q n H H!+•. H H H H ^' H+ H H H H ... I I
It	 1 1 IIII	 I	 1 11
11	 1 1 11	 m	 If	 1	 1 II m
u o.	 .>	 >	 V; I U I A_	 <	 c u	 11	 1	 1 it
— Hi—	 1 I	 H H H H r.- 1 V :t H H H ►^	 1	 1	 H H H r 1:: ,V
II9.	 O	 N I n. 1 f+	 -	 N 11	 11	 1	 1 IIIf .y HHH H H H: • H+ H H H H H 11-1 11 -, H H H H H H ^: H + ►+ HH H H II	 .'•1
to	 1 1 If	 If	 1	 I 11
If
	 I 1 II	 n	 17	 1	 I It	 -^
11 d
	 G	 •T	 'n 1 t1 1 4	 C. 11	 II	 1	 1 11
11	 Mr HH +H Z. It O, 11	 HHHH + H	 HH 11	 C`11 n.	 L,	 r	 N 1 G. I G
	
r7	 N 1111	 1	 1 1111 H H H H ,... .:. r -t: H 4 11 0 IIH H H ^+ H H H .; H+ u r H H H 11 T
II	 I 1 II	 .1	 1	 1 11
II	 1 1 11	 r-	 11	 1	 1 II .1
It
	
I.I. 	 ..I	 on	 I	 (7 1 w	 z	 O 11	 tl	 I	 1 11
3HHHH	 I 1 ^a
II 4-	 G	 a.:.• 	N	 1	 6. I C`	 ry 11	 U	 1	 1 11
II	 3K H + ^•'^H-'^HH II :11 11 HHH W HHH ^H + HHHHH 11	 Ul
11	 1 1 11	 If	 1	 i 11
11	 1 1 II	 W	 II	 1	 1 II	 V'
11	 1	 Q. 1	 G II	 11	 1	 1 11
11	 HHHH + u It M 11 HHHH+ Hx. ••+,- 1 11	 ."1
11 G.	 O	 ^J	 N I W V	 C^	 N 11	 11	 I 11
11 P' •	 a. r H H H w,. 4. 1 H H HHHH 1 I 1 V I I H H H r. 1 H H am. M H H ++ H H H 11 N
11 II	 11 It
II II	 al	 11 11	 -•/
11 I1	 C.	 a	 e+	 u e•',	 M	 W II	 11 it
.MH HH HHH H^ t9 Z`H HH H	 HH HH•^.^Q
m	 1^	 1p	 U)	 Q' fn	 (V	 oM C	 In	 F	 •O	 In	 P	 In	 N	 r1 C
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ORIGINAL 
PACOF. POOR Q LCCY.
DOUBLE DUFFER INVERTER	
STAR STANDARD
CELL NO. L52o
8 DEVICES
2 PINS	 CELL WIDTH - 4 GRIDS	 METAL GATE CMOS
LOGIC WWI.
A	
a	
a
afx
SCHEMATIC
- -1
DYNAMIC DATA
RISE 6 FALL
	 PROP. DELAY
1 4 	'^ 	 `	 , 3 y '^	 Ii
aorw	 l; }^` ^^
	
I ^'	 {ti TOOI
o	 l5	 1	 f	 1.	 I	 ''
a
	
•	 Y 
I	 11^
1	 ^ rLt	 ~ ^	 ¢	 ,1	 ^ •
0 d •	 2	 y	 6	 d	 10	 l2	 d4	 ^	 y	 5	 a	 l0 12
VOOtvolts>
	
	
VOD<vol tll
RELATIVE TO OUTPUT VOLTAGE
	
TRANSITION TIME	 CAPACITANCE	 PROPAGATION DELAY
— RISE
	 PIN No.	 ABSOLUTE (PF) NORMALIZED ----LOw TO HIGH
— FALL	 E	 2.24	 4,00	
lGH TO LOW
	
Ta ' Toa * Tia(F/0)	
TLa ' TOLU * TLLG(F/0)
	
TT ' TOP * Tly(F/0)	
TSL ' TOHL * TIHL(F/0)
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ORIGHM PAGE M
OF POOR QUALITY,
ii If
I
v it v11 11	 11 11 .	 511 11	 ^I	 11 11 M '.	 i
11 11	 11 11
11 II N	 II 11 NIt 1I	 11 11II II	 N	 11 11	 vl
^.
11	 11 II '.ifl 11	 .	 [s It II	 LIf 11	 11 11It if	 a	 It 11	 C? '..
n u	 n If
u Itron It
u It	 If It
u to u r
n u	 n u 6
11 11	 10	 II IIIf 11it 11!t 11	 tl7	 II 11	 t17 I
11 II	 11 It
11 II Qr	 11 11	 cP'
It 1111 II 111 11.In	 11 II M
tl II	 If IIII If
	 •V	 II 11 NII II	 II 11
II 11 N	 II 11 NII II	 II 1111 11	 ?	 11 II v11 It	 11 1111 11 a	 11 II	 tT
a u	 n n
I I 11 W	 11 11	 CD
u 10	 if11 11 r 11 11 r
11 If	 If 11II 11	 •O	 II 11	 D11 11	 II II11 11	 t17	 II II	 in c^Zj
u n	 n u
'~^r
u n^ru uv .^11 II	 II II '14,x_
II If M	 It 11 MII .74
	 J	 G	 VO u	 G	 2	 O 11	 It
=^ NHN ti. N u TN "..' N
it c.	 r	 G	 N 1	 e^	 c	 ^4 11	 11 IfIIH N H N I..I .1 N iF 1^ H H MV ^ •I N N 11
	
11 H rl N H H H H y. .••1 N N I.a H N H II vti
11 1	 II	 If 1 1111 II	 7	 11 I II	 -ZIt d
	 -	 t.	 M I	 G.	 ^.	 •,	 M 11	 11 1 11
',I-.II	 N 7i:N + N N NN	 11 a 11 11 a 111 1	 i	 c	 I. N o	 n	 N 11	 11 I 1 ifII 11 9	 11 Id V /< i-+ H } .-1 rtm	P-t	 N 11	 Cc 4
101 1	 11	 II 1 1 11
11	 1 1	 11 r 	 11 1 1 It t`If Su
	 .3	 0	 VO I	 t	 II	 119	 'L	 2	 O 1 1 11
•GNS^INN	 1 I	 NrN Ha=J 3tNNo--IN	 I 1	 ►^.°err/" =' O
I I d	 r	 c	 I N I M
	 G	 C	 N 11	 11 I 1 11
11 F4 H NNI.r .p v ^HN N NN H H It 17 11 Iti r N NH +H"a+^+NF+Ns, N 11	 :17 +
II	 1 1	 11	 11 1 I II i
It	 I 1	 1	 d`	 II 1 1 II P I {jII 1
	 •i	 O 0 M I L
	
9	 U	 M 11	 II 1 1 ItII	 N NZtN + NNNN	 II M II N ►^.'	 H + NNN N II MII Q.	 ?`	 G	 N B d	 .i 	.-^	 N II	 it 1 11
j`
11 Ns .+NHe rNN «NNN HNN ,^ If N II N 1— NH r.^..a ..1 i^'Nrl•K t+a-^r 11 N11 11	 if If f
11 11	 0+	 11 If	 .i
If G	 V	 G	 rl U	 ^1	 1[:	 N II	 11 II
cNNNN HNe tiQ^
co	 r	 %W117 NN N N+1'.' t 1'.Q'	 M	 N	 .e	 n	 ^ FN s - NNr	 t0	 tP Q M N N C.^ {
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~ 
2-INPUT AND r.ATE 
8 DEVICES 
ORIGINAL PAC:;-;: 1~ 
OF POOR QUALl"N' 
STAn STANDARD 
CELL UO. 1620 
* 3 PINS CELl. WIDTH· q GRIDS /lETAL GATE CMOS 
LOGIC SYt:BOL . TRUTH TABl.E 
A • X 
~~ 0 0 0 .~ 0 , 0 
'V X 1 0 0 .0-1- , , 1 
I· A' 8 
SCHEMATIC 
---T------~--~--~--~--v~ 
8-- -t--t--+ H---:X 
A----+ 
DYNAMIC DATA 
RISE & FALL PROP. DELAY 
H{ \ " , .3! \ " " , \ , ". , . I \ i ,'P I • " T 
" 
I, \ )R .11) , 'I • OUI 
· 
, \\. 
· I \ '.. 
" 
\ ,\ '\ U 
.,", I r \ ' 
• 'O~ \.; \ • 
--: \ . . \ • • < ',\ \ • 
"b\ \' • " , it \ ," . >-'U'~ .. I ',. OJ ; -' l';: ,\ '",' '.~ w \.. ". " 
" " 
. -1 S T '.. '. .... ' ____ ..... _ 1HL ~ --. _ _ _ 
"'0 . a -, -- .::.::::...,;--~ z . • • • I" 12 \l 2 4 .; :); 1 (\ t':' 
UDO' .... o11S) 1100<\'01 (.I) 
RELATIVE TO OUTPUT VOLTAGE 
TRANSITION TIME CAPACITANCE ____ PROPAGATION DELAY 
-- RISE ~'No, I~SO~UTE (PF) NCRHA~IZ"D _ ... ~ow Ta H[ GH 
__ FALl. ._ IGH TO \JW a Q.56 l.no 
T. = TOR + T,.CFtOl 3 ..,6 1.00 TLa = To La + T'L.(FtO) 
T, = Top + TlVCFfOl TOL •. TO~l + T'.L(FfOl 
-.-... 
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ORIGINAL PAa E Is
OF POOR QUALITY
u
11 Q
II
11 "7
If
II
11 '1
11
11 fj
11
II T
u	 u	 n
11	 II ? II
1	 it	 11
II	 11 N1 11
11	 11	 11
11	 11 N 11
II	 11	 11
11	 II -^ 11
II	 11	 II
II	 11	 J 11
II	 II It
if CF, 11
11	 II	 11
11	 11 ^ 4
17	 11	 al
11	 II ^ II
11	 1111
II	 II	 C) II
11	 it	 II
11	 II 11'1	 11
1 If	 II
II	 Itd	 II
II it
n	 u .n n
17 If	 11
H	 P tV II
II	 It	 !I
II	 11 •-+ 11
If	 It	 ?
li	 11	 i 11
11	 II	 II
II	 II T 11
II	 11	 it
I11	 11
11
	 to
	 It
II	 II C" It
11	 1{	 11
I I
	
11 •D 11
11	 11	 11
11	 11 ^:^ it
tl1 	 11
it	 11 nr 11
11	 17	 II
n	 n m n
11 1.
	
r.	 tr.	 '3.	 f	 n	 L^l 111111	 11 - i It H `r Nd H .^ a r
11	 1	 II	 II
11	 1	 11	 ^ 11
11 iW	 ^' 	 Cr	 1 .0	 tr	 'Y	 C 11	 11
`..H ur.ar H y .dHf-+H H H cT=Ma..i r. HH r
11 C H „j p ' r/1 1 r	 •-1 r, 71	 11	 H	 .
11 H w . •1rr H	 I ^ H •-+ HrH ;-< II 9 II H.r :r ..+H r
II	 1	 11	 II
1	 i	 11	 11
11 C ^a O in 1 C1.	 r.	 L	 Ur 11	 of
L r.r H r H	 ^..:.^ H H H	 11 'O :^ 0•M w^ >-1 r-I
II rl M H H rd s-r H y	 Ii 'n If	 ^"I H H H M H
t1	 II	 II
11	 1	 if C 11
11 y	 co	 4	 iFl 1 a	 :h	 tTl	 77 II	 11
II	 It M 11	 H H H H
•.J
II
!1	 il'1
It
11 Q'
11
11 M
u
II : d
I7
tl r-+
I7
I I J
11
11 L1
If
11 w
11
11 C-
11
it 3r
11
11 :1'1
N
11 'S
11
II	 f
n
ZL
it
:c H .-. 1--I H r e+ H It ^+
1	 II
I	 11 .>
1	 tl
y ^-lyvv ^H L+M
1	 .-.	 II
1 If
1	 II ^
I	 11
a:n..I H M	 It
1	 I
y 1-.1 rl M M H H N II :I7
1	 ^I
8	 !I
1 if
11 l3.	 G	 N	 G.	 C	 C	 N If	 1 1
it H N H. H H .N. . H H H H H H 11 tV 11 ►' r H H r H N N r:M H !-. ^b 1-+ ^° 1 ; : V
11	 II	 11	 ;7
I7	 II -; II71
I} C.	 L`	 tG	 .-m	 V	 H	 W	 IV It	 it	 11
H H	 H". H 'a 1r9 %tom H H H W	 •+f b. In...s T:
.7	 VJ U7 Cr m N H t7 w r tO tf7 Sr Cl)	 H
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!	 ill
j
p^
O fG,INAL. PA^` 
a	
I
OF POOR QUALITY
3-INPUT AND GATE
	
STAR STANDARD
CELL ND. 1630
30 DEVICES
4 PINS	 CELL YIDTH = 5 GRIDS	 METAL GATE CMOS
LOGIC SYM90L'
s	 2
8 3
	 o-^ 2
e
E • 1 • 0 • C
SCHEMATIC
1
DYNAMIC DATA
RISE d FALL 
	 PROP. DELA"
:Jr	 '^ 1.5	 ^rOn	 ,Jf it	 .roue
0	 3t	
:	
10
	
\\	 1	 J	 I.1
W	
J	 r\,	 \^```^^.^	 m ' 0 	41,x.	 '\	 ^`
J	 2. 4	 u	 J	 19	 12	 0	 2	 1	 6	 10	 1 2
VOO(Valte)	 Vo0(v01,21
RELATIVE TO OUTPUT VOLTAGE
	TRANSITION TIME
	
CAPACITANCE	 PROPAGATION DELAY
RISE
	 PIN NO.	 ABSOLUTE (PF) NORMALIZED
	 -- low TO HIGH
FALL	 2	 036 	 1.00	 --- MGH To Low
T	 T + T (F/0)
	
3	 0.96	 1.00	 TLH 0 TOLB + Tll.t(F/0)
To ' 08	 1B	 G	 o.36	 1.00
	
TY m TOY + TIF(F/0)	
TEL 
0 
TOHL Y T18L(F/O)
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T6^2
n^ryl
ORIGINAL PACE IS
OF POOR QUALITY
	II 	 11
ua^n
m 11	 It
n m If
	
N II	 If
H .-1 H 't H H H
I
1
1H H I-•I 4 H H .ti
HH r j orb
1
1
1
H HHrH HS+
1
H H H f H N b
1
I
1
r	 1
--IH HH f "^bH
I
1
I
b H H H r
•^ 11 '^1 II H H ti ml H H H F.. H H H
	
11	 11
II o•1 11
m II	 II
b 2 (9 StHH bb
C. W L^ ^O N Q m
u rl
u ^ n
n n
11 M 11
if if
it •v 11
II 11
11 b 11
11 11
11	 ^_^ II
II
IIC^
I
II
11
n v
11
it
11
11 r
11
11
II 11
11 It
I I 11
11	 L9 11
11
II
II
II
11
11 M
if
11
11
II
11 N
I[
II
11
II
II
II
II
IS	 •:a II
11
I P
II
11
1 11
II 11
It II
11 r It
II 11
II u If
X7	 ^la II 11b b 3 X'•1 h F+ H
If it
`•nHH 11 P 11 h-luw.eu
1 It 
11 m 11
It IIH M-+ 3t t d i= H H	 u
b p 11 11	 H
b H '-- I 11 it h' H u
It 11
1 r• 11
1	 O 11 11
n a n	 ..
r.	 a 11 IH b H 11 Z II u H H u
It it
11 N 11
m m 11 It
11	 D •..: H H e.y
M 11 11
.+ H -+ !1 N 11 .yH H
11
n
n
u
u
n
11
11
II
II
.1
It
11
11
11
11
11
II
II
11
t{
11
It
11
II
11
Ij
11
11
11
11
II
11
11
it
II
q
11 1.	 ,^	 ^	 N ^	 2S F•'1 ^-I rl •-1 •y
it a
	 c a
it H H H I.a u H u ^ b b -•I r-I
11 1
II 1
II W	 V	 s	 L1 1 W	 L.3" b H	 ey b ^I H f r.l I.n H H
It a. b -3
	
In 1 U,	 7,
11 `"Hlrb HH 1	 HHt-1
11 1
11 1
11 d a,	 n
11	 N H H .-^ =t w --1 r u
II u H ..1 H u H b + H b ^+ .M
11 1
1II
11 W	 -]	 O	 N I W	 o)
3.H H•ti b 1	 H
u a	 m 1	 a.11 H H r-I ^`+ :1 b H + H H H r
11 1
n 1
u a	 ¢.	 ^a	 ^0 1 C.	 M
II	 r•aHHr ^	 r
II W	 O	 N a.	 (_
1! H H H H s.l rl .1 H b sl b ly
It
11
11 C..	 r,,	 C	 o••I	 V	 '1	 L
.` H H 1. a b	 H b H
tL f D Id) Q M [V ^I
1
n v
n
n n
II
It .v
11
11 N
11
II •^
I I
II T
11
II
of
11 r^
II
It W
II
It In
if
II Q'
II
II M
11
If .Y
11
11 '+
11
II •J
II
11 W
II
11 O.l
If
11 N
II
II •D
tlH 1-• rw H y. l
itH b H b II P
II
It m
11H ^•. H SGN
H	 IIrl H H H I! H
11
II '^
11
.r	 II P
IIH Y'. H Iti 11 ='
11
It
IIH	 II Ja
IIH H H r-I 11 :7
n
it a
itH	 11 M
11
b b H H 11 N
11
II ^4
IIb b 1.-0 b )Z •7
N we r)
m
C
H H
I
i
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a
ORIWNI	 Y- AG'li 1.6
OF POOR QUALITY
4-INPUT AND GATE	 STAR STANDARD
CELL NO. 1640
12 DEVICES
5 PINS	 CELL WIDTH - G GRIDS	 METAL GATE CMOS
LOGIC SYN90L'
A 0 2
B	 6C	 ^	 A
0	 9	 ,
I- A' B - C - D
SCHEMATIC
V'
P	 P	 P	 P	 P	 P
C	 p
A
B	 X
N fVL_^7NT N N
RISE 8 FALL
in	 1 I 	 ,141
Ta } IT 
ORl	 1
LA
I	 o	
6	
yam;• "^^,_
'.	 ^0	 +	 6	 0	 LO	 t
VDO(v41et)
h4 .
	
	 RELATIV
TRANSITION TIME
--- RISE	 Pit No.
-_ FALL
	 2
3
	
Tit ' TOB + T1B(F/0)	 43
TV v T07 + T,a(F/0) 
DYNAMIC DATA
PROP. DELAY
:a. I 1I	 iI	
YO[N
4 .i II	 •\
11
}
W
13
^
2
00
9	 ^	 O	 l0	 t2
V50 
E TO OUTPUT bOLTAGE
CAPACITANCE PROPAGATION DELAY
- -•• LOW TO HIGHABSOLUTE (PF) NORMALIZED
HIGH TO LOW
0.98 1.40 --
0.96 1.00 TLU ' T01H + T,LU(F/0)0.56 1.00
0.56 1. U0
THL ' TOHL + 13UL(F/0)
I
I
i
4
177
ORIGINAL
 
PAGlI it,F POOR QUAU7f#
If 11	 if
11 11 Q 11
11 11	 11
11 11	 M	 11
11 11	 II
11 IIN 11
I I 11	 11
it II d 11
11 If	 ItI I U? 11
II 11	 11
u u a n
n n	 n
11 I	 11
11 II	 11
11 11	 r-	 11
11 of	 11
11 11W of
tl It
	 t1
11 11	 Ul	 11
I I 11	 11
If 11	 17 	 II
II 1	 11
It II	 M	 11
II 11	 11
11 11	 N	 II
If 11	 11
11 II	 d	 11
11 II11
11 If
	
11
0 II	 It
91 II	 +T	 It
11 Y	 d	 J	 V) r9	 l	 F	 U 11	 11i•r ^+ HH HH rte•r- ::.S	 HHit
11 ►^ M H H H N •y Try H H rl W H H 11 t II H H H H f H 1 — H H
It	 I	 II	 U
11	 1	 11 .O 11
II CL	 /;-	 C'	 ur I U	 C•	 C	 ,D 11	 11
T M 1.+ H H H H } H 4-. H H H H i.. lf) ^ H H H
II Z H J	 to I U	 2.a0 11II	 H
f l I.a H H bd H H	 I	 I.I H F.1 H	 e..i if C 11 H H r-1 H
11	 1	 11	 11
II	 Y If m 1111 1,y
	J	 f ] 1 ty	 .	 •^	 R If 11
^ h r H. y	 . w H •..1 H 1.+	 I I V +. H b-A H r
11
	
CL. !h 	 a	 U1 1 'J.	 C	 C	 L'^ 11	 11
i t ^+ H H v I H H } H H H , 1 . 1 F+ H 11 d 11 H o ti H r -+
It	 1	 It	 11
111
	
11	 It
If r—	 ti• ^ .n 1 L M M	 M It	 II
If CL	 Y-	 r7	 1 2	 r,	 t'	 11	 It
I r H r-I .dad HH } HHH HH Hti II cD 11 H^ H u
11	 1
	
It	 11
I)t	 11 !^ II
It Ll^	 J	 v	 V) 1 t).	 C•1	 M	 m II	 111 N" 1-1 H
	 1	 fi ""1 H H I r
11 n.
	 C.	 c	 m I	 It
tl
	 H.+ 11 N II H HHH
111
	 11	 11
It	 1	 11 `r II
1. a	 G	 r^ {+ 1 C, M M	 M 11II
II	 re H 1-I H „	 H
	
If-In It	 -b
II !L	 i3	 N	 Li.	 c	 1,^	 IN 11	 II
178
1
1
.y H H y H N
1
H H I Ir
I
1
1
^t H
1
If P
If
If M
11
II N
11
11 •a
II
II 7
1
u v
u
11 Cr
11
11 1'^
II
It W
II
to to
II
11 4
i
It m
11
11 N
I!
II H
II
If c.
II
11
11
H H ..M+s .0
u
^+ d H H H 11 N
11
11 O
11
	
•... .y	 r. b zU)
It
r-r .+ H v H 11 %r
II
It m
11
	
HH	 11 :v
11H m--I h--I } H M H H 1-4 H H
 If 14
1	 11
1	 II
^ N H T
	 •-•	 11 ^'
1	 IIH N H } H H M1-i M H u .y II S
1	 II
1	 II F
B	 11
I	 H	 11 Y.i
i	 II
d H r^ a } H H H^ -1 H 1^ H 11 'n
0	 11
1	 q `r
1	 11
HHH<t
	
,-1 If Cl)
11
11 ^+1..1 tiHH dHUHHi..HH H H 11 N II 1.+Y HH HO.aHHHr., Hrc HI HH 11 N
11 	 11	 II
If	 II .a 11	 It d
If CL	 C	 r	 o^,	 U	 d	 .0	 qr 11	 11	 If
^H H!^y H	 1-.iHH vO ^S .^3LH{r HH	 HH M H-ti (^
co C %C In C' m r4
	 G Q) P m In Qv M N d c
9	 ^
pFTp(00R QUALITY
2-INPUT OR GATE	 -STAR STANDARD
CELL NO. 1720
8 DEVICES
3 PINS	 CELL WIDTH ° 4 GRIDS	 METAL GATE CMOS-
LOGIC SYP90L
A
I	 `-0z
I
I • A+R
SCHEMATIC
DYNAMIC DATA
RISE & FALL
	 PROP. DELAY
24	 i0
'I 4	 rLLr 	1	 •Y=ORE
o	 i5	 t`. ,`	
m
41)	 ` 4 	 y
^	 `^^•..	 0	
2d	
Slut	 .^`....^..
ad	 z	 o	 ;	 a	 le`iz	 dd	 x	 +	 ^	 a	 lJ 1.
UOO t	 lte)	 VOOtvol•s)
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIMECAPACITANCE 	 PROPAGATION DELAY
-- RISE
	 PIa N0.	 ABSOLUTE (PF) NORMALIZED ----LOW TO H;GH
1	 0.96	 1.00
FALL
	
_ HIGH TO LOW
TI ° TOR + TjZ(F/O)	 S	 0.96	 1.00	
TLR ° TOLA + T1LR(F/0)
TV Top + Tfp(F/0)	
THL ° TOHL + T1HL(F/0)
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j
y`fl
ORIGINAL PAOg III
OF PoOR QUALITY
n II II if
II 11 V It II	 V'
11 11 11 It
11 II m 11 II m
11 11 II If
11 II N II 11 N
II 11 11 11
11 II d 11 11 H
11 II 11 11
11 It CJ It II
11 II 11 11
11 1# S 11 11 P
11 l 11 11
II 11 m II II
II If II II
u u r u n n
u n n [1
I I 11 W 11 11	 0
II 11 11 II
11 II	 I('1 11
II
11
1111
11
11
11	 V' 11 II	 V.
II II It II
11 11 m 11 11 m
11 11 if
ItI 11 N II 11 :V
11 It It 11
11 II .ti
11
11
11
II	 -1
IIII
11 If
	 17% II II	 i
11tl
II
II
11	 co ,
If
II If P
11 11 II 11
II II m II II W
II 11 11 11
u n r n 11 r
u q It n
if of	 10
11 11
it
1111
to it	 1l 11 11	 4')
11 II II II
11 If V 11 II	 V.
II
11
11	 ^'1 II
It
If m
II Z..]	
r
V) II 11 11
:^ H H d rr d H H Y L. ^V +^ ^ M MM H
	
Id H H Y yi:' V
11	 G. to	 y	 C	 ^'	 't^ 11 11 11
II 11 H M H H H +"^ H :_' 	 H H H d u H 11	 aH
11 1 11 11	 1 11
It I 11	 -• 11	 1 II	 '7
II G.
	 '^ l'^' 1 y	 ^	 V' II II	 1 11R! d d
	 H H H M+ ¢ 1"^ H H d	 H H 't T w H 1^	 H H P1 H+ d H H d	 "•'^ '^ ^^ T
II yti.:	 = V; t 'v
	
':!HC 11 11	 H	 1	 H 11
II ^-+ N 1- v H sn 1	 -^ H d H d H 11	 :^ 11 ^- d f.+ H H H	 I	 Yti d H ^-+ H I- 11	 '%^
11 1 11 II	 I II
11 1 11 r II	 I II nIf
	
4.	 c..	 a. U 1 v	 C	 G	 L+ II 11	 1 11
11r+ 1^ H H .G	 sy ter H H : \{,) II	 ...a H Vq H ^C	 Iq d H H i:, •sI
tI3.	 c	 r m I a.	 c	 r	 m 11 It	 I II
11 H d H M H H. }.. H d H d H 11	 I(1 11 H d H H ^) H H ^ H H H H H H H I I	 •Cl
It I 11 If	 0 11
11 1 II 7 It II	 •S
11 W	 m	 01 m	 1	 y	 n.	 :1'1 It 11	 1 II
II	 H :: Hs4HH 11 m 11	 Hd P1 H 3+ 11 m
II a	 n	 ` N y q	 N 11 11 11
I I r H ^I H H H H H H H N d H H H I I	 r•. N
11 11 11 11
11 II H 11 II H
11 IS.	 V	 G ^"/	 V	 ^••1	 n	 N II II 11
-° e-. HMd Hd 4s H^P,e^HH VIH	 b HHpq ^!DW	 In 0'	 m	 N	 .d U W	 r	 .O	 1n	 m	 N	 P+ C
I
IS 
ORIGINAL FA:22 T'
OF  pOC)R QUALITY
3-INPUT OR GATE
	
STAR O. 1730 ►RD
CELL. NO. 1730
10 DEVICES
4 PINS	 CELL WIDTH ° 5 GRIDS	 METAL GATE CMOS
LOGIC SYN90L
A
0	 3	 3	 X
C	 L
I - A+O+C
SCHEMATIC
V°'
^^P P P P
B	 T	 c
A	 x
t:+ C
	
rN	 N	 _C N	 N
DYNAMIC DATA
	
RISE & FALL
	 PROP, DELAY
\	 m
T \`
'r	 \
	
NOR	 2
llif. ^
o	 u
	
o z r e e :03 `2	 so 31
VDD(vv Lls?	 7D0. vv 1. e'♦
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME
	
CAPACITANCE	 PROPAGATION DELAY
— RISE	 PIN NO.	 ABSOLUTE (PF) NORMALIZED - -- LOH TO HIGH
_ FALL	 2	 0.96	 L.00	
— HIGH TO Low
Tg ° TOg + TLgIF/O)	
3	 0.96	 1.00	 TLB ° TOLH + TLLB(F/O)
	
A	 0.36	 1.00
TV ° TOP + T1P(F/0) 	
TBL TOHL + T1HL^F/O)
lal
I
>z
ORIGINAL PAGE €r"
OF POOR QUALITY
u	 u If
11 11	 Q 11 11	 -7
It It 11
II 11	 tO	 11of II	 In
11 11	 II II
It If N II 11	 tV
11 II	 t1 to
11 11	 .d	 11 It M
It 11	 11 11
11 II	 If It	 .a
11 11	 11 11
11 11	 11 11 C
U 11	 II 11
of 11tD	 Ii 11
11 II	 11 11
11 11;► 	 11 u n
I O	 11 If
11 11	 VJ	 11 11	 10
11 II	 11 It
11 II	 N	 11 11	 in
II II	 If 11
II If	 Q	 11 11 P
11 It	 II II
11 11	 ^	 II IIII
11 11	 N	 11 II	 t V
11 11	 II 11
II II	 .'1 It It	 °'a
11 II	 II II
I I 11	 >	 If to	 ^:
11 11	 11 11
u n^rn us
u II	 11 11
11 gcou um
p 11	 II 11
n u n 11 to n
If If	 II tl
11 11	 0 II J
11 a.	 a	 M	 z	 c11 a 11
.'Zr. "q. ,n .c {•. 1.. H H	 .y n.t a, w It .C)II ..:.	 s.	 G	 J	 a	 r	 ^O II	 II II
II r .-1H F.H .J e.+	 aw .. .s .. .rH 1•n If 	 11 ^+H p.^H ..+r o.lM+.+..i H ..1H H 11 V
II I it	 II 1	 II
II 1 II	 a'1	 11 1	 11	 .^)
11 r- 	 r. I a:,	 n n	 if 1	 it
.. .1	 HH.. .. ;..i .. r'. r.	 .. h -crV 1; H.-1	 fir.. .y r1 +.rr 0•+ r	 Hr .>=N
11 d	 ,.]	 7	 to 1 t?	 27.	 Z H r= 11	 II H	 1	 t-.	 If
II u.• H H rl ^. H	 I	 ►. s..- H H II	 ^+	 II H .r .-t r: H r-	 1	 r ►... .•. V H II rt
11 1 tl	 11 1	 II
11 1 It	 ^•	 II I	 II
11
_
y	 : ,	 w l ^t.	 C	 •O It	 11 1	 11
11 .+H r..	 v. .rH H 11	 Cl.	 11 .-^ H-t .. ..-r. H r...H	 II T
11 6	 r:	 r_.	 tP	 1	 CL	 K3	 -.t If	 11 I	 11
II .d H `< H .. H • M ; r..-..+ t^ .r rl r+ II	 .0	 II r ^r ... o-. i.-I M 1-e + •+ ^-+ '-+ " 't ^• I'+ " (I	 JG
11 1 II	 ll i	 II
11 1 II n 	 II 1	 11 n
of a.	 17I	 M	 I v	 a	 r.	 c-3 11	 If 1	 u
It M• I	 1	 •^• ti N H +, w 11 H	 1	 H t. tit, s
11 a	 .'	 c	 m I Co.	 r If
	
of 1	 11
to 11	 'P
II 1 II	 11 (	 It
11 I 11	 v	 11 1	 11	 -r
II a	 M	 :	 %Cm 	 to I a	 iz	 C 11	 II 1	 11
11 r	 RHI..t Y. rl 11 M It H	 II m
11 :y	 C_.	 e'!	 N	 a	 c	 C	 rd to	 11 II
11 r H M H H .+ •^ w. H a•..-/ .+ .+	 1- II	 tV	 11 H --t r +- r- .+ ^-. n.	 ^-+	 '°'t .y .' r-+ It t V
II 11	 11 11
p 11	 -d	 11 II H
II a	 v	 .J	 .+	 U	 .•+	 n	 !7 11	 11 II
,.G td w+ H H	 t.+ H H w ^ r .., Y .^
a, n	 %o	 to	 e'	 m	 N	 ..e
C-	 ca
4	 m
r^	 -10	
to	
f N
n	 :o	 a'	 m N
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iORIGINAL. PA2
OF POOR QUALITY
4-INPUT OR GATE
	
STAR STANDARD
CEII N0. 140
12 DEVICES
§ PINS	 CELL WIDTH ° 6 GRIDS	 METAL GATE CMOS
LOGIC SYMBOL
e	 1
0
	
o- 6	 a=o p
R	 s. O.t+E
SCHEMATIC
P	 P	 P	 P	 P	
V+
?_
C	 T -	 D
A
9	 X
N	 N	 N	 N	 N	 N
DYNAMIC DATA
RISE & FALL PROP. DELAY
Ai  15	 f1 3O%.
^
41) 31 	 11 31	 `'`Cp
't
i 5.5 i •3}
'". ?OHL
1
,♦
r	 ``ton \ }}•;y	 II
> }11}3
TOLH
m
a \.
P -^^ _ :^1	 .. 1
au z	 4	 ;	 a	 to	 is .+'.^.—t--^'=60^-•^^ `
voo /volts? COOTVaItg)
RFLATIVE TO OUTPUT VOLTAGE
TRANSITION TIME CAPACITANCg PROPAGATION DELAY
PIN No. ABSOLUTE (PF) NORHAL.ZEO-- RISE ----LOH •
To
v HIGH
_ FALL _ NI
	
LowGn
2
9
0.46
0.46
1.00
1.00 TLE ° TOLD + T1L6(F/0)
TR ° Ton + TLR(F/O) 4 0.46 1.00
9 0.46 1.00 TEL ° TOHL + T1HL(F/0)
Tr ° Tor + TIP(F/0) '
vY.
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ORIGINAL: PAGE
OF. POOR QUALITY
it ii	 r o ii n n
11 II u n
If nv n of	 r
u n a of
11 11 /n 11 11	 ,D
u u 11 if
11 11 N 11 11 N
11 11 II 11
11 II	 .•/ 11 11 .^
11 11 11 11
If 11	 -` 11 II	 D
11 11 11 1111 II 11 n rn
11 I I 11 11
11 11 m If 11
11 11 11 11
p 11 h to 11 h
11 II 11 II
11 of	 . .3 11 n o
It It
if
It
to It In
u u u If
fl It	 r u it
it II 11 tf
11 a In a t1 m
11 If 11 11
II 11- If 11 N
11 11 I I 11
11 11	 .^ 11 11	 •+
11 11 11 11
11 If	 11 11 11 J
f I 11 11 11
11 II T 11 11	 ON
11 fY	 ..1
	 O	 tq yGtJ	
t7 It 11 II
P+ r M.1 ^.. .n .s H V+ y W ^ a. A H H	 H r .r tr w. m
11 A.	 G	 , ^	 C Li	 L	 h 11 II II11 HHrd H r rH :: HHIJ I-rr 4.1 H II h II 1—H wr.r rr -ZH.r H rr ti l^ II h
11 1 11 tl I II
II 1 11	 0 11 I If
11 0.	 •a	 r.	 10 I IL
	
L	 G	 •O 11 11 1 II
^.: 1^. H	 1^ r N >~ + r H bl H	 r r ':.: ul •2 t^ M	 H r H H + H F es . H ^1	 H r + to
11 It
II H ^IH r Hr 1	 HHrrH M.. 11 W II HH1- If	 Q'
II 1 It 11 1 to
11 I 11 It 1 II	 In
to W	 C.J 1 :9	 r	 .:. II 11 1 it
11	 N H `+ ►. ^e	 rr r r3-.V 11 r.+^+l-.>	 H o-^ ^1r ^u^I
II 6.	 C	 LL' 1 0.	 r •	 r	 In It If 1. of
II H >- H H H r.. r + 1^.1 1 ..1 H ti .-. M H 11	 „'/ 11 r '-+ H h H H H + 1-• H t..1 >", H .-. H 11	 .-^
It 1 11 11 I it
it 1 11 i 11 1 t1	 :>
If L	 In 	 'n I r-	 '1	 ^^	 t+ 11 11 1 11
If	 H :t r r H H 11 T 11 11 T
11 1 6.	 C	 <' 11 It I 11II r 1. ►/MHrrH + r HHHMH r 11 a 11 Hr r.r r..r b,. + rH H HH -1H 11	 Cr
11 1 II to I II
11 1 11 h It I II h
It o.	 M	 .V	 m 1 w	 O 11 11 1 11
11	 H y hi-9r1	 r -.0 II r	 1	 HF.HH x. ,O
11 O.	 ¢	 C	 M I 0.	 G	 1:1	 m 11 11 B It
11 +	 r NH r to	 to 11 ,-+H HHry HH i re.y Ha Hr'.. 11	 tt-1
11 1 11 11 1 11
to It P 11 1 11 C
of o.
	
In	 m	 y 1 a.	 c	 Q	 h 1: 11 1 11
If	 H ;u r H Ir H 11 M 11 H	 -rr r tti 1-..-. 11 m
11 O.	 V	 G	 N 0.	 Q	 U	 IN 11 If 11
11 1111 11 H H Y H Ir I.4 H i'M M`. H ^y H F^ H F.. II N
11 11 tl 11
11 11 .d 11 11	 .•1
11 a.
	 >?	 6	 r U	 r+	 C	 Q' If It 11
`S M H H H H N H I... ^i V^ H H H. M	 W H M H t U
9	 C	 w	 tf'I ^"	 m	 . V	 ^-/ C •D C	 ^	 to	 n'	 N	 N	 yr C
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SCHEMATIC
v
O
D
P P P	 P P	 P 0PP
C
-] P L P	 ^ P	 P
N
0
N N	 N	 NTLJn^ N N	 N	 N N	 N N
ORIGINAL PAGE IV
OF POOR QUALITY
T
,
D; TYPE KA.STER/SLAVE FLIP-FLOP
28 DEVICES
STAR STANDARD
CELL ND. 1820
DYNAMIC DATA
RISE 8 FALL
	 PROP, DELAY
II	 : a }	 ^` ;TOR	 a	 I jl	 to
`` t\ \^\^
	
a	
73	 1	 ',•rout
x	 t	 ^
7i	 \\ '
°	 1 G	 it	 '	 o	 titti•
+ 5 9 l0 t2
	
J - i 
~ 5 a 101.9
V00(volte)
	
	 VOO^ot.i.
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME
	
CAPAUTANCE
	 PROPAGATION DELAY
--- RISE	 PIN N0,	 ABSOLUTE 00-NORMALIZED --
-- OH TO N GH
FALL	 2	 0 Si	 1.00
	
— ^IGH TO LOW
TA . Tog + Tig(F/O)
	
3	 1.12	 2.00	 TLR ' TOLB + TLLR(F/0)
Ty ' Toe • TLT(F/O) 	 TOL ' TOHL * TLDL(F/0)
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ORIGMAL PACE M
OF POOR QUALITY
n	 n	 n	 n
u	 u m n	 o m
11 G1.
	
-7	 n	 t,	 z	
_	
m 11	 11	 11
Zt.W r .^ r
	
H-"M SrN i 3 W r.. M ..	 6- ti M:T fV
11 Q.	 C•	 C	 trs	 d	 o 	 IA 11	 11	 11
11 a . r 3 IM ^. rl 333 3 M-+ru II ^+ 11 W ,..1 rl H ►+3r r. u rro-+lr .-rr 11 3
11	 1	 11	 It	 1	 11
11	 1	 It •^ 11	 1	 11 ;^If fL	 N	 C` 1 •v	 ,n 11	 11	 1	 II
11Mr + r- M;t^r1.. 1	 11 ^` 11	 Mr+ M F-r.I S.^ 3 r	 11 (+,
If a.	 ^..	 C 1 Ir•
	d 1 C	 !"	 N 11	 It	 4	 1	 11
11M+ ►+1-frr Str r." +r" rr 3 It w 11 .IM 3 -ar :R: r Mho + u u 3 M;- II C`
11	 1	 II	 11	 (	 1	 11
If	 1	 1	 11 F 11	 1	 I	 II n
11 a.	 ,,	 7 1 N	 V 1 a	 oil	 If	 1	 1	 II
a_ 3 rM r 1
	 1 W ••^ 3 .-v IS Q' = " M 3 u 1	 1 3 "
nd r^ c, Iw y l c-	 wu	 11	 1	 1	 u
11 ►+urrH i r ►1 r xrMMMH -•1 11 In 11 rrrlNM + rMM 3tN W MMM 11 In
 1	 11	 11	 1	 11
II	 1	 1! T 111	 II P
ft a m	 m I m .y	 sn	 m	 1+. 11	 11	 1	 If
itr + W	 11 m	 r11	 3 + ti u . : 1..	 II m
11 ti	 -)	 V + W	 a, I c	 W.	 ^I 11	 11	 +	 1	 II
11 W 3 3 W r +	 M a r 4-0 11 N It r 3 .-1 r .r + m rr + r 1•+ 1-. -/ r II N
11	 1	 1	 1	 1111	 1	 1	 1	 u
11	 I	 1	 1	 11 •i II	 1	 1	 1	 11 '+
11 :a.	 c	 L I 1n 1 y I u	 ..	 u) 1111	 1	 1	 1	 IfIt	 -.I r u: M + 1-1 + ,-' 1-+	 II • a II	 11 f]
II ".	 11	 II	 1	 1	 11
to	 II .w II	 II a
11	 1	 1	 1	 IIII	 1	 1	 I	 It
If
	 1	 1	 1	 119 11	 1	 1	 1	 II S
If a.	 of	 m 1 m 1 u. 1 m m	 m If 	 1	 t	 1	 n
11	 1.	 1	 1	 1	 M	 it n It	 M	 1	 1	 1	 o--	 t! n
It .^..	 ..	 C I 11) 1 x 1 1-•	 r+	 4to	 11	 1	 1	 1	 11
11 3 M 3 M r+ r :` O Z. M i ..l M 33 if w If M 3 u u M+ 3 SF. x u M u r M 11 , 0
11	 1	 1	 1	 11	 111	 1	 1	 If
11	 1	 1	 1	 II u: 11	 1	 1	 i	 II V1
If y	 , 3	 I N I t.9 I	 a	 a ii	 tl	 0	 1	 1	 11
vW r.-I M	 1	 1	 1 3 M M 3 :•tc'.:er M.-, W 1	 1	 1 au W uteO'
It CL
	
f. 1 m I d l r,	 c•	m If	 II	 I	 1	 1	 U
It W u 1--1 'F.1 ry + 3 x_• M +	 It m II r 1-1 u u W + u Sa- r. + M .^ u M 3 11 m
It	 1	 1	 1	 II	 If 	 f	 1	 11
11	 1	 1	 1	 11 N 11	 1	 1	 1	 It : V
11 e-	 C	 Ty	 , I	 I O. I C.	 G	 •r 11	 11	 1	 1	 1	 It
11	 r 3 +IM +"^ "W	 It -1 II	 .-IM+ 3 +	 11 .-1
110.	 C 1 m 1 d I O	 c	 m II	 SI	 1	 1	 P	 11
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ORIGINAL PAGE M
OF POOR QUALrM
STAR STANDARD
D-TYPE FLIP-FLAP	 CELL N0. 1830
16 DEVICES
4 PINS	 CELL WIDTH - 8 GRIDS 	 NETAL GATE CNOS
LOGIC SYMOL
=	 D	 S	 o
4
•. DC ^Qo-lO.
DYNAMIC DATA
RISE 8 FALL
	 PROP. DELAY
•	 as j 	 o	 Ot t	 ea	 .,'•.
Tae ,..'`soul
t
 .,
t0	 \ .
' 59	 ` v^^ 13	 ^^^_	 r 
°	 5 T 1.4
	 ''yo,^,¢	 ^^
V004.0= tSA
	
	000('11 's
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME	 CAPACITANCE	 PROPAGATION DELAY
-° RISE	 PIN N0.	 ABSOLUTE (PF) NORMALIZED ----LOW TO HJGH
FALL	
IGH TO LOW
2	 0.56	 1.00	 f T
	
(F/D)
TB TOR + T1a(F/0)	 0	 1.12	 2.00 °	 TLB ° TOLD	 1LB
TV ' Tae + T1,(F/0)	
TBL ° TONL + '111L(010)
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ORIGINAL PAGE 19
OF POOR QUALITY
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is	 r	 W	 In a• m	 N	 .-o 	 G w	 r- e'	 m	 N	 .-e C
1}3u.
1a	 R
PROGIWV1ABLE D-TYPE MASTER/SLAVE 
FLIP-FLOP 
24 DEVICES 
5 PINS CEll wroTH· 12 GRIDS 
LOGIC SYllB Ol 
, . 
._-
Ii 
ORtG!$l. PAGE iSi 
Of. pOOR QUALITY 
STAR STANDARD 
CEll NO. 1900 
ftETAl GATE a-ns ' 
TRUTH TABLE 
c • 
"1- 1 
"1- 0 
.r 1 
..r 0 
* 
0 
1 
0 
O~l 
I'lll_l 
.---------------------~.-.------. 
RISE & FAll 
HI 'I' '.' 
.1 '\\ 
7.) \", ,'C •. \ '. ~ ::1 \'\ \~':~~ .. .!~ \. \, ~--~ 11".... ~~ 
Q 14 U' ......... ~ 
..... --- ----
Oil 2'. 4 Ii a 1~2 
IIDO(""ol ta) 
SCHEMATIC 
DYNAMIC DATA 
"'I ,~ 
- "j,d u 
• 
• 
·,1 c 
-
,. 
a: 
",t ... 
'" c 
"1 
Or 
" 
REI.ATrVE TO OUTPUT VOLTAGE 
TRANSITION TIME 
--- RISE 
_ FA. .. l. I ~ : Toa + Tl,CFtO) 
~ To. + T1.CFtO) 
PIN No. 
2 
3 
• 
CAPACITANCE 
ABSOLUTE (PF) NORMAlIZEu 
0.56 I.GO 
1,12 2.00 • 
1.12 2.00 
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PROP, DELAY 
PROPAGATION DELAY 
---- low TO HIGH 
_ HIGH TO low 
TL• = T'La + T1LaCFtO) 
r.L = TOUl + T1aLCFtO) 
Ii 
I 
I I 
ORIGINAL PAGE IFS
OF POOR QUALITY
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RISE 8 FALL
	
1 .. 1	 III 	^	 1
I	 ^`
	
:29	 ' ^I ^ •t=OA
	
^ to	 rIr•^'\
PROP. DELAY
14 1)	 IV t	 ^'^ONL
.^.	 84
00	 `I M1 6	 S y 3 •' 12
ORIGINAL PAGF 11
OF POOR QUALITY
PROGRAMMABLE D-TYPE'MASTERfSLAVE 	 STAR STANDARD
FLIP-FLOP WITH RESET	 CELL N0. 1910
26 DEVICES
6 PINS	 CELL WIDTH ° 13 GRIDS	 METAL GATE CHOS-
a' I
LOGIC SYMBOL
D ^{-Z
D	
E	 S
SCHEMATIC
DYNAMIC DATA
VODCwlre1 VOO^^ol+e?
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME CAPACITANCE PROPAGATION DELAY
RISE PIN NO.	 ABSOLUTE (PF) NORMALIZED ---- LOW TO HIGH
FALL .56
0.12
1.00
—
HIGH TO LOW
3
4 1.12
2.00
2,00 TLU	 TOLE + TLLB(F/0)
Tit ® Tpg + TIA(F/0) 7 0.86
.
1.00	 '
Tr ° Toe + TIA(F/0)
TEL ° TOHL + TIBL(F/0)
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ORIGINAL PACP Igo
OF POOR QUALITY
IIif 	 11	 11
11	 11 —1 11	 11 •+
11	 17	 It	 fl
11	 11 •, 11	 11 (5
If 0.	 J	 D	 m	 l]	 In 11	 11	 11
:f=rrrHHHwr^•01 TiHw H..^	 rH rwKtT
n a	 ,	 It	 y	 r	 Ir• 11	 it	 u
11 H r H H H =: I..I r r H r r H H H Ifm If r Ir H H H 3::H H H H H w H r.I r 11
11	 1	 11	 11	 1	 1111	 1	 11	 If	 1	 11 t^
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ORIGINAL
OF POOR QUALITY
D-TYPE MASTER/SLAVE	
STAR STANDARD
FLIP-FLOP N(TH RESET
CELL No . 1920
30 DEVICES
5 PINS	 CELL WIDTH - 15 GRIDS	 METAL GATE CMOS-
SCHEMATIC
DYNAMIC DATA
RISE 8 FALL PROP. DELAY
s 2.3 . 't	 't	 ;
i
ttis
 t
I	 Y (f i ''tYOHL
1A.0 li 	 °Ri	 t,	 1 tzJr
c	
40 X4 1 	 ^^`
`5
m
w t	 '.
_	 d9 t t
	
^.` `
5,1.51
\
7.377
Tom
VOO(v°Itt)
RELATIVE TO OUTPUT VOLTAGE
VOD<voi.f'
TRANSITION TIME CAPACITANCE PROPAGATION DELAY
PIN N0,	 ABSOLUTE (PF) NORMALIZED
-- RISE --LOW TO HIGH
FALL 2 0.56 1.00
IGH TO LOW
3
1.12 2.00 TLH ° TOLH 4 TLLH(F/0)
Ta ° T08 T18(F/O) 7 0.56
,
1.00
THL ° TOHL + T1HL(F/O) 
°TV	 Top + TLp(F/O)
i
193
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DYNAMIC DATA
RISE 8 FALL PROP. DELAY
41 )e l
11)
5	 ^TOR
i•
•
J	 li =lI ^^
	 ^^•^.. 1 .^	 r.tla4.	 ^	 ^	 '-W W
ZZ-
OO r'	 i	 5	 9	 t0
.
l2 Oa --12-	 4	 •i	 3 iC
VOD(valt0 VOOcvolti)
RELATIVE TO OUTPUT VOLTAGE
TRANSITION T1MF. CAPACITANCE PROPAGATION DELAY
-^ RISE PIN N0. ABSOLUTE (PF) NORMALIZED -- LOH TO 41GH
_ FALL 2 0.56 1.00
lGH TO LOW
3 1.12 2.00 TLO ° TOLM + TLLU(F/G)
T, -TOR + TSA(F/O)
TOL ° TOHL + TSHL(F/D)
Tr ° Top + TLr(F/O)
—
I
].?5
Y. F
ORIGINAL .^: t ~= a
OF POOR QUA4M
STAR STANDARD
EXCLUSIVE-OR	 CELL ND. 2310
10 DEVICES
3 PIHS	 CE WIDTH- -  5 GRIDS	 METAL GATE CMOS
LOGIC SYMBOL
2	 , ..k
e	
l
s ^I x
x eQfi
SCHEMATIC
V`
P	 P	 P	 P	 P	 P
a	 X
A kN t N =NN 
ORIGINAL; PAar Fq
OF POOR QUALITY
li u	 n u
1 IIN 11 11 ^
II 11	 11 11
11 g i ll qc
11 11	 '1 11
11 11	 1h	 II 11
11 II	 11 11
11 11 N II II N
It 1	 II 11
11 If
	
•4	 II 11	 r•1
11 11	 11 11
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I{ 11	 II 11
11 11 T II 11	 L-.
II 1111 11
It II	 Co	 II II Q
11 II 11
11 I 1 F II	 f
11 III, 11
11 II	 %a	 !! tl J
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LOGIC SYMBOL
rAD	 A
+T
QRIGIM" F= '1,; 'm
QF POOR QUAL.I`171
SIDE INPUT PAD	
STAR SUNOARO
CELL M0. 9100
0 DEVICES
I PIN ;	 CELL WIDTH ° 10 GRIDS	 METAL GATE CMDS
SCHEMATIC
.1
DYNAMIC DATA
RISE i FALL
	 PROP, DELAY
N/A	 Nth
	
TRANSITION TIME	 PROPAGATION DELAY
--- RISE	 PtN N0.	 ABSOLUTE (PF) NORMALIZED --- - ^oW TO'N10N
FALL __ IGN TO LOW
a	 y.a	 a.yo	
Tu ° TOLS + TlL8(F/0)
	
TS ° Toa + T18(F/0)	
Tai ° Tom+ T1eL(F/0)
Tr ° Tor * T
*
 ?(F/0)
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1
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LOGIC SYMOL
D---Jft
.198
OF Pool'
LEFT OUMfr PAD	 STAR SUNOARO
CELL NO. ouo
o DrylcEs
1 PIN	 CELL WIDTH - 10 GRIDS	 METAL GATE CAOS
I
u;
SCHEMATIC
a
BAD
	 A
DYNAMIC DATA
RISE S FALL
	 PROP, DELAY
N/A	 N/A
TRANSITION i1MEPROPAGATION DELAY
-- RISE	 PIN No.	 ASBOLUTE (PP) NORMALIZED °—° VW To H^N
— FALL	
a	 .92	 1.64	
a IOM TD N
Ta - TOR • Tia(F/0)	
TLa - Toca ° TiLS(F/0)
Tr - Toe * TLa(F/0)	
THL - TOHL .+ TIOL(F/0)
u. ae
I	 J
LOGIC SML
r^D	 e
h
f
{
i
yr
OF POOR QUALVi`I
RIGHT WMT PAD	 STAR STANDARD
CELL N0. 9120
o DEVICES
PIN	 CgLL WIDTH n III M, DS	 RETAL GUE CADS
SCHEMATIC
Esj)l---2ft
DYNAMIC DATA
RISE 8 FALL
	 PROP. DELAY
N/A
	 N/A
a
TRANSITION TINE
	
PROPAGATION DELAY
--- RISE	 PIN No.	 AEEOLUTE (PP) NORMALIZED ----^oa To H
_ FALL_ m TO
Ta ' TOR • T1R(F/0)	
3	
.°a	 1.64	
TLe ° TDLe + TSLS(F/0)
Tr ' Toy + TSa(F/O)	
TSL ' TORL + T121.00)
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LOGIC SYMBOL
PAD
t	 ^
ORIGINAL PA(,;tl' r^
OF POOR QUALI"I ^
TOP/DOTTOM INPUT PAD	 STAR STANDARD
CELL N0. oioo
D DEVICES
1 P	 ° 1 GRIDS	 METAL GATE OW
;a
SCHEMATIC
DYNAMIC DATA
RISE a FALL
	 PILP. DELAY
N/A
	 N/A
	
TRANSITION TIME
	 PROPAGATION DELAY
_ FALL	
PAM No.	 AB9O{.uTE (9F) NORMALIZED
	
EIONTT Hula
	
Ta ° TOR + Tla(F/O)	
1	 1.1	 2• 14 	 TLE ° TOLB + p1L9(F/0)
	
T7 ° Too, + Tly (F/O)	 TEL ° TORL + TIBL(F/0)
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LOGIC SYMBOL
t!D	 A
6010INAL PAGE N
80 POOR QUALIFY,
TOP/11077011 OUTPOT PAD	 STAR STANDARD
CELL NO. Rio	 —^
G 
DEVICES	
GRIDS	 METAL GATE CMOS
SCHEMATIC
E 9 A
DYNAMIC DATA
RISE B FALL
	 PROP. DELAY
	
R/A	 N/A
	
TRANSITION TIME	 CAUCIJANCE	 PROPAGATION DELAY
--- RISE
	 PIN N0.	 ABSOLUTE (PF) NORMALIZED---- ^OW To H;ON
FALL	 IRN TO LOW
E	 .S2	 1.64
Ta ° Toa + Tla(F/0)	
TLa ' TOLE * TLLE(F/0)
Ty ° Tot + TLt(F/O)	 TSL ° TOM + TLBI.(F/O)
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LOGIC SYMBOL-
e	 !
a	
IL
a
2
a•eT'e
Y
1
ORIGINAL PACE EU
OF POOR QUALITY
2-INPUT NOR GATE	 STAR STANDARD
CELL ND. 112o
G DEVICES	 SILICON GATE CMOS
3 PINS
	
CELL WIDTH • 3 GRIDS
1
1
a
e
3
SCHEMATLC
DYNAMIC DATA
RISE & FALL
	 PROP. DELAY
[ ^i
:0	 ^\ T 	 I I^ ^ 2ocx
111111	 ^ \ 3Q
v\4	 +y t\TOHL
00'	 2	 4	 G	 310l3	 00	 ,.	 •1	 e	 8	 10	 iG
V00<v p l t8l	 VDG CroI til
RELATIVE TO OUTPUT VOLTAGE -
TRANSITION TIME
	
CAPACITANCE	 PROPAGATION DELAY
	
--- RISE
	
PIN N0.	 ABSOLUTE (PF) NORMALIZED	 --- LOW TO HIGH
	
FALL	 2	 1,25•	 1.00	
-- IGH TO LOW
	
Ta - TOIL + T1IL(F/0)	
3	 1.25	 1.00	 TLB ' TOLD + T1LR(F/0)
	
TV • Tor ° TIF(F/O)	
TRL • Tom. * T1UL(F/0)
K
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LOGIC SYMBOL
G^
A 
5	 4—^ &
A	 2
1-A+A+C
i
ORIGINAL PAGE 10
OF POOR QUALITY
37NPOT NOR GATE	 STAR STANDARD
CELL NO.Iiso
8 DEVICES
	
SILICON GATE CHAS4 PINS	 CELL WIDTH - 4 GRIDS
SCHEMATIC
DYNAMIC DATA
RISE B FALL
	 PROP. DELAY
	
13	 '^	 Ty^	 (	 t
T
	
34
1
V	
+^	 S^ \♦ VA	 I	 1	 \TOLH
w	
T2}	
•♦ 	 u	
241	
'v	 r
	
24	 ^` ^	 101 l (	 \
J	 15	 J	 12 1\ir ♦•. 	 ^^
	
^i--•^-4-	 a=190	
2	 +	 e	 9	 10 12	 00	 2	 4	 S	 3	 16 12
VOO(vPlts)
	
	
VODi vPt Sr)
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME
	
C PAC T NCE
	 PROPAGATION DELAY
	
-- RtsE	 PIN No.	 ABSOLUTE (PF) NORMALIZED - - OW TO HIGH
	
_ FALL	 2	 1.24	 1.00	 -- ^'GH TO LOW
1	 1.24	 LAG	 TLH ° TOLO + TiLH(F/0)
TA ' TOR + TLH(F/O)	 A	 1.24	 1.00
TG
Ty ° TOP + T1P(F/OTag,m TOLR + TiHL(F/O)
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ORIf,INAL PAGE 64
OF POOR QUALM
LOGIC SYMBOL
D
0	 4	 4	 8
e
A
E - A	 C D
STAR STANDARD
	
a	 .
4-INPUT NOR GATE	 C ELL N0. n40
	
r
15
DEVICES
P NS	 CELL WIDTH e 5 GRIDS	
SILICON GATE CMOS
SCHEMATIC
i
DATA.
PROP. DELAY
T 0	 2OLU
V	 7.4
^	 la
'TPA•	 '•^`
^L	
^ .t	 O	 M 1C	 ...
V00!^ul ta>
TO OUTPUT VOLTAGE
CAPACITANCE _ PROPAGATION DELAY
ABSOLUTE (PF) NORMALIZED ---- LOX TO H1OHLOW
1.14 1.00
IGH TO
1.19 1.00 TLU ° ToLB + TiLU(F/O)
1,15
1.15
1.00	 .
1.00 TUL ° TOIL + T1UL(F/0)
RISE B FALL
	
r	
t	 ,,
^	 •TOA
i 40	 `.4
1 `
J	 -W	 \	 -`
° l0 \TOP
VOD(VOlt9,
TRANSITION TIME
-- RISE	 PIN
	
FALL	
1
7
T`° TOR + T1R(F/O)	 4
TT ° T09 + Typ(F/0)	
5
.t
4
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LOGIC SYI'BOL
s	 °
p—p x
B CY•
	
1
x -
ORIGINAL: pAcE re
OF POOR QUALIPir
2-INPIR NAND GATE
	
STAR STANDARD
CELL ND. 1220
6 DEVICES	
SILICON GATE CI!OS3 PINS
	 CELL WIDTH - 3 GRIDS
SCHEMATIC
DYNAMIC DATA
RISE 8 FALL PROP. DELAY
IJ
^u
;•^`7ORi •°
30 :^ 1	 TO9 1	 LH
`
T ie 0 2{ a1HL^	 _	 -^-' _- __
OJ 2	 +	 6 J	 IO	 1: OJ _	 J	 i	 •9	 iJ	 1^
VDO<voliN V00f vol .r'
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME CAPACITANCE PROPAGATION DELAY
— R.SE Pte No.	 ABSOLUTE (PF) NORMALIZED -- LOW TO HIGH
FALL
IGH TO LOX
a	 1.25 Loo
TLH 
a 
TOLH + TILH(F/0)
Ta u TOR + TIr(F/0) 3	
1.23 1.00
THL ° Tour + TIHL(F/0)
TV m Toe	 tv+ 7	 (F/O)
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3-INPUT HAND GATE
8 DEVICES
4 PINS	 CELL WIDTH ° 4
STAR STANDARD
CELL N0. 1230
SILICON GATE CMOS
LOGIC SYI'90L
4 FL.^^^
e	 Ct^O 2
C	
5
2 a 4 • B C
ORIG4NAL vi-,tLd NON
OF, POOR QUALITY
SCHEMATIC
..+
DYNAMIC DATA
RISE 8 FALL	 PROP. DELAY
	
l4r	
`:	 1	 I.
rL`F
	
%
T	
whall	
I;
	
t5	 1 :	
^ . To
OR	 m	 4	 f
4
	
3	 TIT
0
`
W
	0 	 2	 4	 6	 8	 10 12
VOD(volts)
	
	
VODi vol ta)
RELATIVE TO OUTPUT VOLTAGE
	
TRANSITION TIME	
CAPACOLITANCE	 PROPAGATION DELAY
GH
-- RISE	 PIN N0.	 ABSUTE (PF) NORMALIZED
	
GHTTOAIOH
FALL	 2	 1.25	 1.00
T + T (F/D)	
1	 1.25	 1.00 a	 TLU ° TOLU + T1L0(F/0)
TR ° 04	 L4	 4	 1.2s	 1.00	 TUL ° TOOL + T10L(F/O)
T2 ° Tee + T1a(F/O)
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LOGIC SYMBOL
s	 T
m)
a 
o-"' °	
--0 a
s
D
I • Ir.  oD
ORIGINAL PACE E5
OF POOR QUALITY
STAR STANDARD
9-INPUT NAND GATE •
	 CELY. NO. 1240
10 DEVICES
5 PINS	 CELL WIDTH r 5 GRIDS	 SILICON GATE CHAS
SCHEMATIC
V+
P	 P	 P	 P	 P
6	 C
X
A	 D
N	 N	 N	 N_ N
DYNAMIC DATA
RISE B FALL PROP. DELAY
IS ,^,	 \	 TOR ^.,{ ,,•	 \	 TOWI
4	 1^
11,	 \
6	 3 I 1^^	 \
t J	 4
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME CAPACITANCE PROPAGATION DELAY
-- RISC PIN NO. ABSOLUTE (FF) NORMALIZED --- - LOW TO HIGH
FALL 2 1.29 1.00
IGH TO LOW
TLH ° TOLB + TILHIF/D)
TQ . n TO` * TIRWO) 4 1.24 1.00
9 1.24 1.00 THL ° ToHL + TLHL(F/0)
TV ° TOF + TIF(F/0)
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a 2
LOGIC SYMSOL
A	
2	 2
a•d
G 
rzT
M
ORIGINAL PA ? §^
OF POOR QUAL17
STAR STANDARD
CELL N0. i3oo
CMOs
INVERTING BUFFER
4 DEVICES
SCHEMATIC
V+
P	 P
A
X
N	 N
DYNAMIC DATA
RISE d FALL
12	 ^1 ^\	 •
0
5^ •, Tlx
u	
9	
\
m
wm ^T19 \\,	 _.
voD<vot^s^
PROP. DELAY
5	 I "Tim
Q4n	 1i	 •.1
V ^.
T1xz
n	 _	 m	 s	 a	 1n 1.
v00<va11a!
M
o,
rt.,
TRANSITION TIME
	
CAPACITANCE
	
PROPAuATION DELAY
RISE	 PIN No.	 ABSOLUTE (PF) NORMALIZED ----OW TO HIGH
1	 1.24	 1.00_ FALL	
_ HIGH To Low
Te . TOR + T1H(F/O)	
TLO ° TOLB 
+ T1LU(F/O)
Tp ° Top + T1p(F/O) 	
TDL ° ToOt + T1BL(F/O)
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OROM PAIt9 VW
Of POOR GU
I
SINGLE PUFFER INVERTER STAR STANDARD
CELL ND. imo
4 DEVICES
PINS	 CELL N DTH . 2 GRIDS
	 SILICON GATE CMS
LOGIC SYMBOL
&0--
!3
	 a
a..b
SCHEMATIC
—	 DYNAMIC DATA
RISE 8 FALL
	
PROP. DELAY
' f	
f•'I-I It
	 t^
s	 1(	 ;
p	 t \STIR
	
TOUI
Lw	 ^1	 1,^ ^^,	 "	 ,	 i t •7
T T	 \-\	 a	 •I ,	 .\
W	
,u\f	
\ \	
m	
'	 \	 _ yTIC•'`.. +...
'7	 a	 5	 •)	 S U	 t
Vo0(va,tts)
	
	 uOP Lvol la'
RELATIVE: TO OUTPUT VOLTAGE
	
TRANSITION TIME
	
C PACITANC'
	 PROPAGATION DELAY
RISE	 PIN NO,	 ABSOLUTE (PF) NORMALIZED- OW TO NIGH
a	 2.50	 2.00
_ FALL	 hIGH TO LOW
	T R
 ° TOR * TIy(F/O)
	
TLH ° TOLH + TILH(F/0)
	
T►
 ° Top i TIy(F/0)
	
THL ° TORL + TIUL(F/0)
209
JI
1	 •f
ORIGINAL PAGE fa
OF POOR QUALITY
I-INPUT TRANSMISSION GATE	 STAR STANDARD
CELL N0. 1330
10 DEVICES
3 PINS	 CELL WIDTH = 5 GRIDS
	 SILICON GATE CNAS
LOGIC SYN90L
A	 T
x
e	 T
^	 e
x-ee+8e
SCHEMATIC
DYNAMIC DATA
RISE 8 FALL
	
PROP. OEIAY
>, r	.t +	 t,	 I	 ,
3,	 t TOR	 j 4	 TOUR\	 m	 u
a
jt41 OUL
4	 OF
0 07	 + 5 9 ` to 12
	
OOL-^-_? •.r. i
~
 By^ lp
 13
V00!v0l ta7
	
	 VOD. vol..^
RELATIVE TO OUTPUT VOLTAGE
	
TRANSITION TIME
	
CAPACITANCE
	 PROPAGATION DELAY
	
'- RISE	 PIN No.	 ABSOLUTE (PF) NORMALIZED ---- LOW TO H)GH
	
FALL	 2	 •.3S + F/O	 3.32 + F/O	 HIGH TO LOW
	
Te ° Talk + T1R(F/O)	
3	 1.33 + F/0	 3.32 + F/O •	 TLU ° ToLH + T1LH(F/0)
+	 1.88	 1.90
	
Ty ° Top + T1F(F/0)	 TUL ° TORL + T1HL(F/0)
^	 (131
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ORIGINAL PAGCV
OF POOR QUALITY
TR11LE BUFFER INVERTER
	
STAR STANDARD
CELL N0. 136o
12 DEVICES
2 PINS	 CELL WIDTH - 6 GRIDS
	
SILICOI! GATF G"OS
LOGIC SYN+NOL
A	 z	 I	 >;
$-x
SCHEMATIC
DYNAMIC DATA
	 --^
RISE & FALL
	 PROP. DELAY
5	
I ,	 ++
TOR	 I A	
.,	
TOIJI
w	
4	
4 `TOP +	 ..	 0	 + ,+	 ^	 '
00 	 2 4 6' 8L t0 ^I2	 Oj - _	 j	 u p ^1G^12
VOD (vni (a>
	
	 VDD<vo(u ^
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIMEITANCE
	 PROPAGATION DELAY
"	 DSO- RISE	 PIN NO.	 ALUTE (PF) NORMALIZED
	 - I,OW TO R)GW
FALL	 7	 7.50	 6.00	 — II IGN TO LOW
TZ - TDe ° TI`(F/0)	 TLO - TOM * TILO(F/0)
TV - Toe + TjV(F/0)	 TeL ° Tom. * TIIIL(F/0)
211
t
b
Y^ .1
RISE 8 FALL
1 e r	 '1 it	 t
f	 !
4
^^	 8 j	 T1&a
ti ,1
2 T
PROP. DELAY
4 f 	 ,{	 1
V	 til, '1 TOL11
7	 V*A
p	 I	 1'T1116
212
	
ORIGINAL PAGE 19	 y
	
OF PCOR QUALITY	 I
^tae 1620 Ro
a-2 INPUT AND GATE •
	 Clll N0
O
.. TGZo
8 DEVICES
3 PINS	 CELL WIDTH m 4 GRIDS	 SILICON GATE CHOS
LOGIC SYP90L
e	 =
v
e 1	
x
i • A • s
SCHEMATIC
V*
P	 P	 R	 P
B	
—^	 X
A-
N	 N	 N	 N
a/
v	 .	 •	 o	 n	 .c	 p	 r	 4	 n	 4	 10 12
	Vpp<vol •D) 	 V00tvn1 t11
RFLA• TIVE TO OIITPUT VOLTAGE
TRANSITION TIME	 CAPACITANCE	 PROPAGATION DELAY
-- R(SE
	 PIM No.	 A88DLUTE (PF) NOkMALIZED
	 ---- 1.7H TO H)GH
FALL	 _.._ [OW TO LOW
	
2	 123	 1.00	
TLH ° TOIA + T1LU(F/0)Tl ° TO& + Td4(F/O)	 1	 1:25	 1.00
TV ° TOâ + T18(F/0)	
THL m TOHL * T1OL(F/0)
t	
.,
ORIGINAL PAGE N'
GF POOR QUALITY
STAR1
3-INPUT AND GATE
	 CELLN©
O
.
. 
1630
30
10 DEVICES
4 PINS	 CELL WIDTH - 5 GRIDS	 SILICON LATE CPOS
LOGIC SYN90l
A
b^ S 1
C	 5
E -A • b • C
SCHEMATIC
DYNMIIC DATA
RISE 8 FALL
	 PROP. DELAY
t 13
I	 •t
t	 4 :t
1'•
	 T	 1	 tTOIL
r	 8	 tl	 ^`•. 1A	 i	 ^. 1
5	 ``	 ^ ^^	 ^	 7	 t	 \ t1	 1
80 	 3	 6	 8	 10 1:	 0	 2	 i	 5	 8	 :i• t_
	
UDD(vol ts+	 V00 (voi^a+
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME
	
CAPAC TANCE
	 PROPAGATION DELAY
-- RISE
	 PIN No.	 ABSOLUTE (PF) NORMALIZED --
-- 6OW TO HIGH
FALL	 3	 3.18	 1.00	 — f1 IGH TO LOW
	
3	 1.25	 1.00
TR - Ton 
+ 
T1A(F/O)	 b	 1.73	 1.00 	
TLB ° TOLtl + T1LU /O)
Tp - Top + T1p(F/O)	
Tat ° Tom: + T1tlL(F/O)
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tit'
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ORIGINAL PAGE I.9
OF POOR QUALITY
4- I1101IT AND GATE . ' 	 STAR STANDARD
CELL NO. 1640
12 DEVICES
5 PINS	 CELL WIDTH-  6 GRIDS	 SILICON GATE CN•O5
LOGIC SYMBOL
A
H,3B
C
	
B 2
0 
i• A' B - C - 0
SCHEMATIC
DATA
RISE a FALL
'^trlR
6	 3
C	 ,20
+PJ 
W	 ^•	 `
OO 	 2	 4	 5	 O	 SO 1
v OO(voI tom)
RF.LATI
TRANSITION TIME
--- RISE
	 PIN No.
_ FALL
	 2
3
T2 ® TO1 + TIR(F/O)	 A
TV m Top + TIp(F/0) 	 3
PROP. DELAY
i3 ( 	 33
	
'•'I	 s
1^ TOLH
G	 tt
h	 Y^
	
O	 •1	 l
2
J	 4	 ti tW
o	 X11 \t..^21HI'
	
1 ^•	 ^^
0 24Z,71oli
^100(vollS)
TO OUTPUT VOLTAGE
:APAC TANCE
	 PROPAGATION DELAY
3SOLUTE (PF) NORMALIZEO - -- LOW TO HIGH
1.29	 1.00	 -- NIGH TO LOW
1.23	 2 .00	 .	 TLO ° TOLH + l'ILU(F/0)
1:13	 '	 1.00
1.23	 1.00	 THL 
a T
OOL + TIHL(F/0)
,	 l
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ORIGINAL PAGE 10
OF, POOR QUALIV
2—INPUT OR GATE
	
STAR STANDARD
CELL ND. 1720
8 DEVICES
PINS	 CE'_'_ WIDTH = 4 GRIDS 	 SILICON r,ATE Cr-0S
:: pppppp ^^^^^^++++++11
LOGIC SYMBOL'
•
0=-0 I
I3
I - A+B
SCHEMATIC
DYNAMIC DATA
RISE 8 FALL PROP. DELAY
T
1'1	
}\`	 1R I
'+`\
I	
TONL
\1a I
e,^ ^(
T\.
o `TIP
VOOCVOI ts'+ VOU. vuits^
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME CAPACITANCE PROPAGATION DELAY
'- RISE PIN N0.	 ABSOLUTE (PF) NORMALIZED ---- LOW TO HIGH
_ FALL 2 1.23' 1.00 --
HIGH TO LOW
TR ° TOR + TIR(F/0)
3 1.23 1.00 TLH ° TOLH + TILH(F/O)
TBL ° TRHL + TIHL(F/0)
TV
 ° ToP + TIV(F/0)
e
^	 !I
215
r A	 A'	
_	 4... _A^^'Ot ' - OF;.J 4T1^.LT'H'f".ra
	 .	
_	 -
RISE 8 FALLr\
la
4t^ \	 T1H
4	 IT
V
1	 •^ 'r\\ TOHL
d	 1 ,- 4l1
w	 1	 ^
!2	 11 '
	'4
•^ \ :SOLO ~J	 •.
PROP. DELAY
ORIGINAL PAGE 15
OF POOR QUALITY
STAR STANDARD
3-INPUT OR GATE	 CELL N0. 1730
10 DEVICES
4 PINS	 CELL WIDTH ° 5 GRIDS	 SILICON GATE CHOS
LOGIC SYNDOL'
e
t^ 3 x
C	 a
I e A+x+C
SCHEMATIC
V+
P	 P	 PP	 PB
AX
=NN
c
IN N 
IC DATA
V00(wl.:)
	
	
vGD. v91 ray
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME	 CAPACITANCE 	 PROPAGATION DELAY
-- RISE	 PIN N0.	 ABSOLUTE (PF) NORMALIZED ----LOW TO HIGH
FALL	 2	 1.24•	 1.00	
_ HIGH TO OW
3	 1.23	 1.00	 TLH ° TOLH * TILU(F/0)
Tit - Tog + T1R (F/0)	 a	 1.23	 1.00
TV ° Toy * TIr(F/0)	
THL ° TaRt. * T181,00)
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1
tV
y
61110INAL PAGE [4(it POOR QUALITY
a
4-INPUT OR GATE
	
STAR STANDARD
CELL NO. 1740
12 DEVICES
5 PINS	 CELL WIDTH - 6 GRIDS	 SILICON GATE CMOS
I
LOGIC SYP90L
A2
0 ^F
D
[ - A+H+O+0
':'Is
SCHEMATIC
'	 V+
P.	 	 PP	 P	 P	 P	 	
D
A
X
N	 N	 N	 N	 N	 N
DYNAMIC DATA
RISE 8 FALL DELAY(PROP.
z ti 4a	
i 1
I n ^ t	 \	 TOF 41) 1L	 i 1TT HL
m 3 `\T00
v e •^ r 4 {	 {
J 4 \ 	 ^^r1 ^^^., J L 5 { r 	\
OJ 2	 4	 0	 3	 10	 l2 0o q ^^ ^j_
VOO(vo1 tY> VDOr.vol.at
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME _ CAPACITANCE PROPAGATION DELAY
RISE PIN NO. ABSOLUTE (PF) NORMALIZED ---- LOW TO HIGH
_ FALL 2 1.24 1.00 __ 6H TO	 W
T2 - Tan + TIR (F/0)
3 1.25 1.00 TLH ° TOLE + T1LH(F/0)
TP - TOP + T1B(F/0)
4
3
1.2s
1.25
1.00
1.00 TBL ' TOHL + T1BL(F/0)
sdi'
F
ORIGINAL PAGE ig
Q'F. POOR QUALITY
0 TYPE MASTER/SLVAE FLIP-FLOF 	
STAR STANDARD
CELL NO. wo
28 DEVICES	
SILICON GATE CPAS
4 PINS	 CELL WIDTH	 14 GRIDS
SCHEMATIC
DYNAMIC DATA
RISE B FALL
	
PROP. DELAY
.>a	 `',•TOR	 la	 I T1UN '+•.
I{	 4	 .,i
m	 T	 ^^
.^.	 12	 'TiP	
\.	 \	 y	 11UL	 i.
	
••`	
tip,_	 2	
+
00 	 2	 5	 3	 t0 ' l2	 9J	 2	 a	 )	 101.
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME
	
CAPACITANCE	 PROPAGATION DELAY
-- RISE	 PIN No.	 ABSOLUTE (PF) NORMALIZED ----LOW TO HIGH
FALL	 2	 1.23'	 1.00	
-- HIGH TO LOW
3	 2.30	 2.00	 TLB ° TOLE + T1LU(F/O)
Ty ° Top + T>P(F/0)
218
I
i
I
i
V `f
LOGIC SYMOL
D	 0	 0
C
4
^ • 0 C + Qo-iC'
ORIGINAL PAGE 1T
OF POOR QUALITY
D-TYPE FLIP-FLOP	 STAR STANDARD
CELL ND. 1830
16 DEVICES
A PINS
	 CELL MOTH v 8 GRIDS	 SILICON GATE CHAS
DYNAMIC DATA
RISE 8 FALL
	 PROP. DELAY
Ir 1
a	 t	 (^	 ly	
1 ^
	
',TmiL
t	 \ iH	 ^	 4't
6
W	 —	 tip	 l	 J	 9	
'.,	 \
1
	
...rte.— =_'1a —r
0 0 	 2	 0	 5	 0	 10^I2	 07--• 2	 ..4
	
Is	 ^
1)	 10 •-12
	000(rol(p l	 VODl^olte•
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME
	
CAPACITANCE
	 PROPAGATION DELAY
-- RISE	 PIN N0.	 ABSOLUTE (FF) NORMALIZED
	 -- LON TO H/GH
	
7	 1.79	 1.00FALL	
— NIGH TO OH
^
Tl c TOR + Tig(F/0)	 9	 7.90	 7.00	 TLO ° TOLU. + TILH(F/0)
Tp' Top + TIp(F/O)	 -	 TUL ° TORL + T1UL(F/O)
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ORIGINAL PAGE IR
OF POOR QUALITY
PFOGRAMP'ABLE D-TYPE PASTEP/SLAVE
	
SEAR 0. igoo Ru
CELL N 0. 19o0
24 DEVICES
5 PINS	 CELL N DIN m 12 GRIDS	 SILICOR GATE CMOS
DYNANIC.DATA
RISE & FALL PROP, DELAY
l9	
I	 4	
"^ To I	 rl	
I
r	 I	 1
'TIE
..	 Trl I	 III I toles
rJ
T2
,^1
TOP	
,•
\
q	
1
°	 :+
I	 I	 I
? \ 19
m	
n 1` ^	 \^` W	 1 ' ^ r t
°	 6
.^
Cy 2	 <	 G	 3	 30^:
0....
i	 v;
YODC Vol ev) ccuc^ol^s^
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME CAPACITANCE PROPAGATION DELAY
-- Rise Pte No. ABSOLUTE (PF) NORMALIZED ---- LOW TO N1GH
FALL 2 1.25 1.00 __ NIGH TO LOW
3 2.50 3.00 TLH ° TOLH + TILH(F/0)
TH ° Tait + TIH(F/0) 6 2.50 2.00
THL 
a TORL + TIRL(F/0)
TV 
n TOP + T17(F/O)
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'i
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SCHEMATIC
ORIGINAL PAGE IS
OF. POOR QUALITY
STAR STANDARD
PR06RAMMABIE D-TYPE MASTER/SLAVE
FLIP-FLOP WITH RESET
	
CELL N D. 1910
26 DEVICES
6 PINS	 CELL WIDTH ° 13 GRIDS	 SILIC07 GATE CMOS
LOGIC SYM90L
c3
6	 0D
e	 5
c-
R
DYNAMIC DATA
RISE 8 FALL
PROP. DELAY
t1	 ! 1
15	 I	
`, T IR
U
10
{
II	 •:	 ' 	 TOL11
;1 l 1	 , 
\`To
a	 ^ ^•
J
r
q
,710EW	
`
W
z a^ to t2 e t "'""'^""- -'0 o 0 -	 a	 u	 a	 30	 tz
voecvotta> voo(vol.$)
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME CAPAC TANCE PROPAGATION DELAY
PIN NO. ABSOLUTE (PF) NORMALIZEDRISE
---- 6OW TO H(G
LOH-- FALL 2 1.25 1.00 — nION TO	 W
Ta ° TOR + T1R(F/0)
3 2.50 2.00 TLB ° TOLD + TLL0(F/O)
Ti ° Tor + T12 (F/O)
4
.7
2.50
1.24
2.00
1.00. THL ° T00L + T1BL(F/0)
ii
c
'tl
pC	
!
7
}
ii
t
i1 
AL
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D-TYPE RASTER/SLAVE	 STAR STANDARD
FLIP-FLOP WITH RESET	 CELT, N0. 1920
30 DEVICES	
SILICON GATE CMOS
PINS	 CELL WIDTH ° 15 GRIDS
!
ORIGINAL PfoE CS
00 POOR QUALITY
SCHEMATIC
,	 I
DYNAMIC DATA
RISE 8 FALL
	 PROP. DELAY
S O	
l ' `^,I	 ' ^4 	 l ^^	 i	 ^i1; TOUT
0 L
17	 T	 4'
.	 L	
a	 G	
4	
}!	
i.
0 0 	 'L	 J	 d	 0	 l0	 12	 0	 ..	 i	 .3	 8	 10	 1^2
V00<vol ts)
	
	
VDD(vol !t'.
RELATIVE TO CQPUT VOLTAGE
	
TRANSITION TIME
	
CAPA TANCE	 PROPAGATION DELAY
-- RISE	 PIN No.	 ABSOLUTE (PF) NORMALIZED ----LOW TO HIGH
FALL	 2	 1.29	 1,00	
— HIGH TO LOW
2.90	 1.00	 TLD ° TOLH + TILB(F/0)
r®°Tog + TIg(F/A)	 T	 1.28	 1.00	
THL TORL + TIHL(F/0)
TT ' Toe + TIP(F/0)
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LOGIC SYMBOL
s
E>-t CE=O Be	 1
B • A+QB
SCHEMATIC
^V•
P P PnP, P P
B-A=	 X
N	 N	 N	 N	 N	 N
DYNAMIC DATA
RISE B FALL
	 PROP. DELAY
z l	 Iti ^	 1_ T ^ ti '^'.
i	 1
>.)
	
I1^	 I 1	 51 	 1L11
^	
'1 `rIB	 u	 ! ^	
^tl`
12	
`rxv	 ^	
5	 t
1	 Y
0 0	 1 5 D l0 t 2	 DJ	 -^- ; -r- a +..._^ j'^^.
VDO<volts>
	
	
vDDYwoltai
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME	 CAPACITANCE	 PROPAGATION DELAY
-^ RISE
	 PtN ND.	 ABSOLUTE (PF) NORMALIZED 	 --- LOW TO HIGH
FALL	 a	 1.26	 1.00	
— IGH TO W
	
TR - T0R + T11(F/0)	 0	
2.30	 2.00	 TLB ° ToLU * T1LB(F/0)
	
Tr " Tor + T1v(F/0)	
TBL ° TOLH ° T1UL(F/0:
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ORIGINAL PAGE IS
OF POOR QUALITY
9.r V
SIDE INPUT PAD	 STAR STANDARD
CELL HD. 9100
p DEVICES
PIN	 -CELL W1 DTH a 10 GRIDS	 SILICON GATE MS
LOGIC SYMBOL
Pma_2 A
i
SCHEMATIC
n
DYNAMIC DATA
RISE & FALL
	
PROP. DELAY
H/A
	
H/A
	
TRANSITION TIME
	
CAPACITANCE	 PROPAGATION DELAY
RISE
	
PIN No.	 ABSOLUTE (PF) NORMALIZED	 --- I,oH TO H^
FALL__ 
HIGH TO
a	 a.so	 a.ao
T1O m TGLd + T1LR(C/D)
	
Tt ° TOY + TjR(F/O)	 _
	Tr ° Tov * TIF(F/O)	
Tec ' Tom	 TtocG,
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LOGIC SYMBOL
PAO	 A
ti
I
0
Y	 ^
pooR QUALITY
STAR STANDARD
LEFT OUTPUT PAD	 CELL N0. e11D
0 DEVICES
1 PIN	 CELL WIDTH ,- 10 GRIDS	 SILICON GATE CMOS
SCHEMATIC
•	 PAD	 ..
li
DYNAMIC DATA
RISE a FALL
	
PROP, DELAY
	
^;I
N/A
	 MuA
TRANSITION TIME	 CAPACITANCE 	 PROPAGATION DELAY
--- RISE
	
Pin N0.	 ABSOLUTE (PF) NORMALIZED ----LOW TO HJGH
_ FALL •
1GH TO LOW
I	 1.20	 1•75	 TLB 
c 
TOLB f TILH(F/0)
TV
 " Top ° TIF(F/0)	
TBL ` TOBL + TIUL(F/0)
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ORIGINAL PAGE 13
OF POOR QUALITY
RIGHT OUTPUT PAD	 STAR STANDARD
CELL NO. 9120
0 DEVICES
1 PIN	 CELL WIDTH - 10 GRIDS 	 SILICOM SATE CMOS
SCHEMATIC
E a
DYNAMIC DATA
RISE 6 FALL	 PROP. DELAY
N/A	 N/A
LOGIC SYMBOL
El----z-A
TRANSITION TIME. ^ f L ANC	 PROPAGATION DELAY
-- RISE
	
PIN No.	 ABSOLUTE (PF) NORMALIZED	 -- hON TO PtGH
- FALL	
_ IOW TO LOW
s	 2.20	 1.75	 ♦, T	 (F/0)
Ta ' TOR r Tya(F/0)	
Tce ° TOLD	 1Lu
TBL ° Taut.* TIOL(F/0)
Te ° Toe * TLr(F/D)
226
r	 _
LOGIC SYMBOL-
PAD	 --q-A
J
DYNAMIC DATA
RISE & FALL PROP, DELAY
R/A R/A
RELATIVE TO OUTPUT VOLTAGE
TRANSITION TIME CAPACITANCE
PROPAGATION DELAY
---RISE PIN No.	 ABSOLUTE (PF) NORMALIZED -- LOH TO HJGHHIGH TO LOW
--
- PALL 2	 2.90	 2.00 TLH ° TOLB + TILH(F/0)
TB ° TOIL + TL`(F/O)
TBL = TOHL + TIUL(F/0)
T2 ° TOV + rso(F/O)
ORIC, GAL PAGISES
OF. POOR Q
STAR STANDARD
TDP/DDTTOM tNPllf Pan	 CELL N0. ezao
0 DEVICES
1 PIN	 CELL WIDTH • 10 GRIDS	 SILICON GATE COOS
SCHEMATIC
227
LOGIC SYMBOL
a
pap	 &
ORIGINAL PAGE @q
OF POOR QUALITY
STAR STANDARD
TOP/BOTTOM OUTPUT PAD 	 CELL ND. 9210
0 DEVICES
1 PIN	 CELL WIDTH ° 10 GRIDS
SCHEMATIC
PAD	 A
DYNAMIC DATA
RISE B FALL
	
PROP. DELAY
N/A
	
N/A
TRAL7 1TION TIME	 P C(TANC	
LPROPAGATION DELAY
-- RISE	 Pte No.	 ABSOLUTE (PF) NORMALIZED 
__ HIGN TOHLW
— 
FALL	
a	 2.20	 i.7s + r ( F/0)
T` ° TOa 
+ 
TiA(F/0)	
TtR ° Tota	 it9
TRt ° TORL + T,HL(F/O)
TV ° Top + Tip(F/O)
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